I designed a 4-bit JK up/down counter.
I want the circuit to be reset to 0 when counting up when it reaches 9, and to be reset to 9 when counting down when it reaches 0.
Anyone know how ? I tried a lot.
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.Sign up to join this community
What did you try?
It is very easy to design a JK synchronous circuit. In fact just draw the table giving the state Qn of each JK representing a bit and its transition on each clock like the following:
and then fill the corresponding JK as follows:
Where x is a don't care.
At the end, having the truth table of each Jn and Kn depending on all Qn you can simplify the expression and get the circuit of each Jn and Kn using logical gates.
In your case, include the U/D (up or down) input in the logic.