In FPGA projects, the files are usually named after the entity they contain. I am trying to figure out these things:
- Is it a good practice to have multiple entities in same file?
- What if entity and architecture are to be kept in different files? What should the files be named in that case?
- Can there be multiple files or entities that have same name where the ports of the entity can be different? Is this acceptable for simulation and synthesis purpose?