0
\$\begingroup\$

Possible Duplicate:
Why is the output of stateful elements often named Q?

A register has D (data) as input and Q as output.
What does the Q stand for? I'm having a hard time searching for it.

\$\endgroup\$
1
\$\begingroup\$

Q represents the output of a flip-flop or register. For an edge-triggerred flip-flop, the clock-to-Q time is the time it takes for the register output to be in a stable state after a clock edge occurs.

| improve this answer | |
\$\endgroup\$
  • \$\begingroup\$ One nuance: suppose the clock changes at t=0. Clock-to-Q delay is the time d when Q may start to change. Q does not necessarily settle at time d. \$\endgroup\$ – sqd Apr 7 at 4:28

Not the answer you're looking for? Browse other questions tagged or ask your own question.