I've preparing for Physical Design Interview and came across couple of explanations that deduce that the delay of logical gates will increase once we reduce VDD. what is the reason?
my intuition sends me to the famous equation Q=CV. supposing Q is still constant, if V is reduced then C will go up, thus increasing the RC delay.
is this the right explanation?