I have been using Xilinx FPGA devices for a while and I use HLS extensively to create parts of my design.
I have currently switched to Actel FPGA devices and specifically the ProASIC3 family, and wanted a similar functionality like HLS (Embedded C or custom IP design feature), for the Libero and SynplifyPro tool and was not able to find such a feature, thus making me handicapped.
Any ideas or workarounds on making HLS like feature exist in Actel FPGA programming as well?