Our PCB manufacturer specifies that there should be a minimum clearance between holes of 0.5mm when nets are different.
I am getting a lot of errors when I have thermal pads with embedded vias closer than 0.5mm, but the nets are all GND. How can I create a rule that only applies to vias that are NOT of the same net?
I can see that in Design -> Rules -> Manufacturing -> Hole To Hole Clearance, I have the ability to make custom queries for each entity but I dont see how to trigger a violation based on their equivalency.
Thanks for any advice.
EDIT: Its not just GND nets, there are other instances too like the following pads with integrated vias. They are closer than 0.5 to the oblong slot but not enough to cause manufacturing issues.