M3 has |Vds| > 300V |Vgs| = 10V
Protecting the load from V1 = -300V 100ms spike:
Does this diagram, with carefully picked components, look like it will do the job ? Hw do I select R1, D2 and D3 ?
Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.
Sign up to join this communityAnswer edited since I mis-read the original schematic (Thought it was an NFET).
It may work, but presumably when the FET is on and Vin is 12V the source is also about 12V and the gate is zero. If the max Vgs is 10V you're exceeding that spec. You could put some resistance in series with the gate and use your diodes to clamp the max Vgs to <10V.
I had also misread the MOSFET as NMOS. For the PMOS device, it looks like the circuit should work just fine:
You need to move R2 to the vertical net joining the gate to GND. That will allow D2 to protect the gate < 10 V. You don't need D3.