I'm trying to make an H-bridge for a low-frequency inverter circuit using this reference implementation from Texas Instruments:

650-W Power Stage Without Heat Sink Ref Design or Low-Frequency Offline UPS (Rev. B)

But I'm having trouble in understanding the switching waveforms of the H-bridge.

Let's talk about the first half cycle of 10 ms, according to this reference, the FETs from the right side of the half-bridge are both switching at PWM frequency with complementary pulses, if this is true then we need to insert dead-time in every pulse of these signals to avoid any shoot-through condition.

Am I getting it right?

Any guidance would be greatly appreciated!

enter image description here


1 Answer 1


You are correct. Dead time is necessary to prevent shoot-through. The upper FET is switched on to provide a low resistance current path for the inductive current. This maintains the current. It bypasses the body diode. However the body diode will turn on during the dead time.

  • \$\begingroup\$ Thanks for the clarification. \$\endgroup\$
    – Deepak
    Dec 18, 2022 at 12:59
  • \$\begingroup\$ Thank you @greybeard... Cheers \$\endgroup\$
    – RussellH
    Dec 18, 2022 at 13:27

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service and acknowledge you have read our privacy policy.

Not the answer you're looking for? Browse other questions tagged or ask your own question.