Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.
Sign up to join this community
It's rather easy to find the schematics for a CMOS NAND gate on the net -- two series NMOS transistors as the pull-down network, two parallel PMOS transistors as the pull-up network.
What would an HCMOS (74HCxx) NAND gate schematic look like? What is done differently to make it high-speed?
