I am trying to determine the sizing of transistors in the OTA as shown below, using the gm/id methodology. I wanted gm1 and gm2 to have much larger gm than the other transistors to reduce noise. I made M1 and M2 have a gm/id of 22.5 and 2.5 for the transistors in current mirrors. Ibias was set to 8uA, so gm1 and gm2 are about 90uS (4u*22.5).
The problem is that I got a smaller Gm (only 71uS) at the output (I got this result from an AC simulation, in which I divided the AC current at the output by the AC voltage at v-, while v+ is grounded). I was expecting it to be close to gm1. I examined the DC operating points, which is shown below. I found that some transistors in the current mirror (M5, M8 and M6) have very small Vds, only a little bit larger than the vdsat. I thought this was the reason of the small Gm, but then I calculated the Gm in this situation as follows (I got the values of gm in a DC simulation):
\$ G_m = \frac{1}{2} \cdot [\frac{gm1 \cdot gm5 \cdot gm8}{gm3 \cdot gm7} + \frac{gm2 \cdot gm6}{gm4}] \$
And the result was 87.25uS instead of 71uS. After I noticed the small Vds was suspicious, I tried to make (W/L) of the current mirrors a bit larger, to increase the gm/id and decrease the larger Vgs consuming much voltage headroom. Then the Gm did increase to gm1.
My question is why the calculations above do not agree with the results and how to explain the drop in Gm. Besides, how to consider Vds in the gm/id methodology.