From what I know, if we need to instantiate
module2, then I need to declare all the
wire respectively in
But often times, I have seen that even with all input-output ports being declared as
reg, the simulation works. Can someone explain what's the correct way of port declaration?