Electrical Engineering Stack Exchange is a question and answer site for electronics and electrical engineering professionals, students, and enthusiasts. It only takes a minute to sign up.
Sign up to join this community
Page 166 of datasheet of atmega328 shows the use of a register called DDR_XCK.
When using synchronous mode (UMSELn = 1), the Data Direction Register
for the XCKn pin (DDR_XCKn) controls whether the clock source is internal (Master mode) or
external (Slave mode). The XCKn pin is only active when using synchronous mode.
No sign of it in the io.h file associated with the atmega328, nor in the register summary section. Where I can find infos about it ?
Section 13.2, There you have the data direction registers for every port, just choose the register and bit that matches your clock pin (XCKn)
it's definitely not written in the most clear way
