Is there an opensource linting tool for Verilog. I've seen HDL companion and other but they all come with a price tag.
\$\begingroup\$
\$\endgroup\$
1
-
\$\begingroup\$ Can an open source Verilog linting tool be designed collectively or is any group working on it? \$\endgroup\$– OsaidCommented Jun 28, 2013 at 13:06
Add a comment
|
1 Answer
\$\begingroup\$
\$\endgroup\$
The best tool I know for linting Verilog is Verilator. Check the --lint-only option if you don't need the simulation.
answered Jun 16, 2013 at 10:38