I am going through the book Verilog HDL by Samir Palnitkar.
I see that there are two types of shifting, the normal and the arithmetic.
But I was not able to understand the difference between them.
It was given that for a=0, b=-10, the output for c= a + (b>>>3) is -2. How is this possible. What is the output if we use normal shifting.