2
\$\begingroup\$

Propagation delay is simple to implement:

  Out <= '1' after 3ns;

I tried to add contamination delay as such:

Out <= '1' after 3ns;
Out <= 'X' after 1ns;

so that Out would become undefined and then switch properly. However, in simulation I only observe the final assignment. [I'm using MultiSim to simulate, but this Quartus II link suggests it's normal to only observe the final assignment]

Is there a good way to simulate contamination delay?

\$\endgroup\$
5
\$\begingroup\$
Out <= 'X' after 1 ns, '1' after 3 ns;
\$\endgroup\$

Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Not the answer you're looking for? Browse other questions tagged or ask your own question.