I need to run four PCBs with a very accurately synchronised clock.
The source clock is 40MHz, but each PCB contains a 1GHz PLL, and will be timing events in the analogue domain with a final resolution of about 15ps! I will be measuring the difference in event time between the four boards.
- I will be using a 1.5ppm source clock, which is enough stability.
- Any difference in cable length can be calibrated out.
- What I can't cope with is any change in clock skew over time between boards, because I can't for calibrate this.
I can think of two ways to transmit the clock to the four PCBs.
- Use a clock buffer to drive the clock into four coaxial cables. This will surely rule out any change in clock skew over time, but perhaps the clock won't have enough drive to inject into 4x 50R lines. An ultra-low skew quad clock buffer chip, like the NB3N551 lists an output impedance of 20R, which is greater than the 12.5R of the cables.
- Use four clock buffers, which will have enough drive, but can the buffer-buffer skew change with time? The NB3N551 lists an output-output skew of typically 50ps and max 160ps. But it doesn't explicitly state the stability of that skew.
Is there anything which rules out one of these two solutions? Which is the best approach for achieving ultra low skew drift?
If I used method 2, would it be better to use series termination instead?