194 questions
Filter by
Sorted by
Tagged with
57 views

### I want to implement an Adder for 8-bit signed numbers coded with 1’s Complement representation

I am having a hard time trying to implement an adder for 8-bits signed numbers with 1's complement but without using VHDL since I am new to this kind of stuff. But I know that I should use 8 full ...
26 views

### Worst case scenerio in carry skip adder?

I am having trouble understanding this. worst case operation time takes place when carry is generated in the first block carry skips intermediate stages carry is killed in the last ...
29 views

I have the answer. But i'm not sure how the input of the adder is derived. Why is it a,b,1,1 for x and 0,a,b,0 for y? Been searching multiple sources but i'm stuck. Trying to study for my exams.
53 views

### Please help! Implement 4-bit Incrementer with two 74LS163 + 74LS74A + XNOR gate(s) + AND gate(s)

The Question Use two 74LS163, one 74LS74A, XNOR gates and AND gate(s) to build a circit that can "add" two given "4-bit binary numbers" A and B. Here is how the circuit computes SUM = A+B (for SUM &...
62 views

### VHDL - signed vs unsigned adder

I have made a four bit adder with carry-in & -out that contains an unsigned and signed architecture: ...
36 views

### What would happen if a negative voltage is given to an op amp adder circuit?

Would it subtract that voltage because it would reduce the total current going on the feedback resistor ?
55 views

### What is a Carry Propagate Adder?

It's in my syllabus but there's no mention of it in my book. Can someone explain to me what is a Carry Propagate Adder?
56 views

### Making a simple 4 bit adder into a 4 bit adder with carry in & out

I have coded a simple signed 4 bit adder. It doesn't have any carry in or carry out so it easily overflows. Below you can see my code. ...
3k views

### How should I understand FPGA architecture? [closed]

I've been given the task to make a 2-bit adder by programming a FPGA. The FPGA is seen below: However, I don't even know how to begin this task, because I don't understand what I am looking at. ...
110 views

### VHDL: difference between using “+” or writing our own adder

I would like to know what would be the difference between between using "+" or writing an adder for adding two numbers: ...
55 views

### Different types of full adders

I programmed a full adder in VHDL as shown in the picture below: However, when compiling it, I get the following diagram when I open the Technology Map Viewer: My compilation report also says that I ...
28 views

I know how we can prepare 4 bit look-ahead carry adder (CLAs) to avoid delay involved in rippling of carries in ripple carry adder. We calculate various signal in CLA as follows: Carry propagate ...
50 views

### Designing a Carry lookahead unit using EEPROMs, creates osclillator

I have read something about CLUs (Carry lookahead units) and want to build one. I have settled on design using eeproms as adders ...
58 views

### How does carry in work in full adders?

Yesterday I asked a similar question and realized I still don't quite get it, so I'm sorry about that. Here is explicitly what I mean: This is a part of a full adder. The first row in which ...
112 views

### binary addition / truth table?

I'm trying to understand how binary addition works. If I understand it correctly, with two variables e.g. x and y you add a ...
89 views

### Efficiently calculate $-x-y$ using a single adder

I would like to know if there is an efficient way of implementing the operation $-x-y$ on an FPGA using only a single chain of adders or subtractors, roughly equal in length to the maximum number of ...
113 views

### How does a “standard” ripple carry adder behave?

I came across the following problem: A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is ...
34 views

Consider a 32-bit or 64-bit ALU that must implement both count leading zeros and integer addition, with low latency (say a few cycles), implemented on a modern high frequency logic process. Which is ...
127 views

### 2's Complement 4 Bit adder. (Multisim)

I am hoping I am doing something dumb here. I know there are other posts about this but everything I have found leads me to believe my circuit should be working. Yes this is for homework. No, I am not ...
26 views

### ripple-borrow binary subtraction circuit

How does this patented ripple-borrow binary subtraction circuit eliminate the need for doing two-complement conversion on the input, thus saves on hardware circuit computation area and time ?
88 views

### simple six-position voting machine into a 7 position voting machine

I'm new to learning about full and half adders and what not. but I am struggling to understand this question out of my study manual. The pictures shows a simple six-position voting machine module ...
43 views

### What is the purpose of carry-in in full adder? If carry in equals carry out of previous adder, then I have question

In 5th row carry out is 0 then why is carry-in equal to 1 in next adder?
27 views

### Propagation delay in full adder models

From my last question Propgation delay I tried to solve for the time delay that occurs at the last carry Not sure if I have done it right .. Please correct me if I m wrong
83 views

### VHDL - How to add several numbers parallel

i would like to add several (variable number N, fixed size) numbers in VHDL. In the image below you see how i want to do the additions. In this example there are N=6 numbers (A0 - A5). I have a ...
117 views

### FPGA too slow for my ripple carry adder?

I wanted to make simple LED counter on my FPGA board (Cyclone IV EP4CE). I've made (from scratch - from NANDs) 4bit counter and 26 bit one. I have 26bit signal that is wired (port map) into 26 bit ...
105 views

72 views

### 3 bit full adder designing

I am new to the concepts of using adders to add numbers but I tried using the definitions which I understood as given two binary digits A, B the full adder takes three inputs A, B, C where C acts as a ...
82 views

This circuit is based around the SN74HC283 4 bit full adder. What purpose does the resistor network serve? Will this circuit work without any resistors, i.e. using raw inputs and outputs? ...
53 views

### Instantiating modules in SystemVerilog

This is a picture of a system that I am building: (original) I am writing SystemVerilog for the Counter4to3 module, whilst the other modules (Full adder and half adder) have already been provided to ...
690 views

### Implementing a 4-bit ripple carry adder/subtractor using structural VHDL

I have to create a 4-bit ripple carry adder/subtractor. The circuit will have two 4-bit data inputs (A and B), a control line (Add/Sub), a 4-bit data outputs (S) and a carry out bit (Cout). I have ...
54 views

I think I have understood Carry Lookahead adders. However, I don't really understand how parallel prefix adders evolve from carry lookaheads. Can someone explain to me the difference between PPA and ...
288 views

For a school assignment I have to make a counter, based on a 32-bit adder, that increments with 1 every clockcycle if 'enable = high' and 'reset = low'. When I try to use the adder in my counter ...
130 views

### problem with 6 bit adder

I am working on Subtractor circuits using Adder circuits. I have to do x-y. Suppose x = 111111 , y = 100000 Using the 6 bit adder circuit I created the overflow flag is coming to be 0 but when I ...
505 views

### Converting full adder to subtractor using inverter

I've been trying to convert a full adder to a full subtractor using an inverter. I tried using not gates at the B input ( in A B Cin ) and also using it in the outputs but the final answers are not ...
156 views

### Designing Excess 5 to BCD using Binary parallel adder

I've been trying to form a combinational logic circuit of converting excess 5 to BCD. I've been able to make a normal logic circuit but I do not know what a binary parallel adder is. My attempt - ...
312 views

### 4-Bit Adder Subtractor Quartus Prime Lite

I designed a 4-bit adder/subtractor circuit in Quartus Prime Lite. I am struggling with getting the correct output on the waveform. It is supposed to take the unsigned decimal numbers and add or ...
178 views

### Why does a full adder need an OR gate?

I have read and I understand how the full adder works (or atleast I think I do :D). It combines two half adders and either one of them can have a carry over, hence the OR gate. But why do we need ...
564 views

I have trouble understanding what's critical path delay of n-bit Ripple Carry Adder. In the book I read, given N-bit Ripple Carry Adder formed from N single 1-bit full adder: the critical path ...
146 views

As I asked in "Adding multiple analog signal" before, I got that: for adding some signal together, we can only use op-amp, instead of lovely integrated circuit (ough). But the question arise because ...
130 views

I'm trying to add 4 output of ADA8282 together and create only one analog signal with bandwidth about 6 MHz, I know Op-Amp adder as "How can I add three AC signals?" and "ElectronicTutorial" said. ...
304 views

### How do I make a double dabble circuit with logic gates

Im attempting to make a 8 bit binary calculator that displays on multiple seven segment displays. Can double dabble be done with logic gates. If so, how?
33 views

In my book there is the architecture of a basic circuit with a half adder with 1 AND and 1 XOR for the carry, and a "maimed" half adder with one XOR for the previous carry. Then book say that minimum ...
3k views

I am a student and i cannot find any prominent difference between the full adder, parallel adder and ripple carry adder. The full adder for n-bit number requires n full adder cascaded, so as the ...
59 views

### How do I draw the truth table of an adder/subtractor that sets flags, and those flags are the inputs of a comparator?

How do I draw a truth table of a circuit that : starts off with a full adder/subtractor outputs the result F based on the two inputs (add if opcode is 0, subtract if opcode is 1) then output three ...
204 views

### Compare two numbers of four bits

I have two numbers both with four bits (a3 to a0 and b3 to b0 reading from left to right) and I would like to find out if a is bigger than b. I have drawn a solution of mine and a short mathematical ...
402 views

1k views

### Formulas for Carry out in a Full Adder

Given a full adder with inputs $$A, B \text{ and } C_{in}$$ The formulas for the outputs are $$S = A \oplus B \oplus C_{in} \text{ , Where } \oplus \text{means XOR}$$ and C_{out} = AB + AC_{in} + ...
2k views

I'm new to Verilog programming. I'm trying to work up to a 64-bit CLA by building a 4-bit CLA, then an 8-bit (out of 2 instances of a 4-bit), then a 16-bit (out of 2 instances of the 8-bit one). I'll ...