Questions tagged [addressing]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
18
votes
6answers
1k views

Method for assigning unique per-board addresses

We're designing transmitter/receiver boards for an RF remote-control application. To avoid talk between mismatched pairs, we want unique per-board addresses. The address is specified to encoder/...
16
votes
2answers
972 views

4-bit bus address selection via analog input pin: Monte Carlo simulation shows overlapping address values

I designed a small sensor PCB for my master thesis with an ATtiny44 microcontroller. I need about 200 of these boards for my application and 16 are always locally connected to controller board. The ...
7
votes
3answers
458 views

Why are the SRAM data and address pins numbered? [duplicate]

As far as understand, it would make no difference to the operation of an SRAM if you mixed up the order of the address or data pins. E.g. http://www.farnell.com/datasheets/1911297.pdf?_ga=2.220805788....
6
votes
2answers
1k views

How is this EEPROM fully addressable?

I am looking at the datasheet for this 64k EEPROM, and I am having trouble understanding how to use it. I would like to do a lookup from a 16-bit address to an 8-bit data word. The chip only has 13 ...
4
votes
1answer
854 views

Is 3 bytes a min to address a register in a 256K EEPROM?

I am really new to electronics and embeds and I am struggling with some probably basic notions. (I have a software background.) I have an EEPROM (24LC256) connected to an MBED microcontroller and I ...
4
votes
3answers
2k views

I2C EEPROM with non-standard address?

So I know that almost all i2c EEPROM ICs use 0xAh (or 1010) as the top four bits of the slave address. I currently have a 16 kbit EEPROM on my i2c bus that uses the lower 3 bits of the slave address ...
4
votes
1answer
124 views

Microprocessor architecture bits vs bus sizes

I am ready following on this website: "Another big difference between 32-bit processors and 64-bit processors is the maximum amount of memory (RAM) that is supported. 32-bit computers support a ...
4
votes
1answer
1k views

Does biasing of address pins require a resistor?

I'm a total newbie fooling around with a project of mine. I want to use an MCP23017 I2C port extender (Data sheet) for my Arduino project. The chip has three hardware pins that must be externally ...
4
votes
1answer
425 views

Number of address in AT24C16 EEPROM or is it duplicate?

I am working on EEPROM AT24C16 for a particular project. According to the datasheet it must have 2048 addresses and I should be able to write 1024 unsigned int into it [ 1 unsigned int per 2 addresses]...
3
votes
1answer
1k views

Managing I2C address conflicts with multiple MCP23017 on the same bus

I'm using a Raspberry Pi with the I2C master and I successfully wired 8 different MCP23017 chips, each with their respective addresses by setting the last 3 bits of their 7 bit addresses. They are all ...
3
votes
3answers
1k views

ADC with I2C interface with multiple addresses

I want to connect 31 ADC slaves to a master. The ADCs simply should measure voltage and response its values to the master after request. I thought about using I2C as bus system. The problem is that ...
3
votes
5answers
5k views

i2c automatic address assignment

I have asked the question here and someone offered to ask here in order to get better answers, so here it is: History: I decided to design a circuit with some peripheral ic's. Although SPI ...
3
votes
3answers
288 views

Circuit to assign hardware addresses

I'm designing a system with a master board and a variable number of identical daughter boards that I would like to connect in a chain. The master board contains a microcontroller but the daughter ...
3
votes
2answers
1k views

Confusion between register size, address size, data size

I started learning about pointers in C++ and I figured I should educate myself a bit on how memory works and is accessed. I read that when we say a processor is 64-bit, it has a 64-bit register and ...
3
votes
2answers
368 views

Can several bluetooth devices be seen as one unique device from the point of view of an Android smartphone?

I need to put multiple bluetooth modules in various places so that they trigger something on a smartphone. Of course the smartphone has to grant access to the bluetooth device at some point, but I ...
2
votes
3answers
863 views

Reducing the memory address bus by adding banks

If you are trying to control memory from a CPU, then if you use two banks instead of one, you can remove the first address line. If you use four banks, then you can also remove the second as well. Why ...
2
votes
2answers
175 views

what is an “Adressable” I2c device, and what does it mean?

The MCP3021 is a standard 10-bit ADC with an I2C Interface. It's datasheet can be found here. In the general description, it says: The device is also addressable, allowing up to eight devices ...
2
votes
2answers
254 views

Understanding DDRn SDRAM

So I am basically trying to grasp/confirm my grasp of SDRAM and DDR. So basically I understand that there is going to be some chips each with up to 8 banks (so kinda like 8 chips internally?). For ...
2
votes
2answers
645 views

Addressable simple serial bus for medium distances using PIC microcontrollers?

I am looking for serial bus, that could have addressable nodes, with maybe max. 30 nodes. I don't need multi-master, and the speed is not an issue. The distance between the nodes could be something ...
2
votes
2answers
10k views

What is the difference between full and partial address decoding?

Could someone please explain the difference between full address decoding and partial address decoding? I am reading the chapter on digital logic in "Structured Computer Organization", 6th ed. by ...
2
votes
2answers
8k views

Determining physical address for logical address

I have a simple segmentation system with the following segment table: ...
2
votes
3answers
5k views

address field and words of memory

"Consider as an example a typical computer of that era which might have had a 16 bit address field in its instructions and 4096 words of memory.A program on this computer could address 65536 words of ...
2
votes
1answer
3k views

Confused about I2C addressing in PCA8574/74A

The datasheet for the NXP PCA8574/74A contains the following line on addressing (p.6): When AD2, AD1 and AD0 are held to VDD or VSS, the same address as the PCF8574 or PCF8574A is applied. I'm ...
2
votes
1answer
487 views

Understanding GDDR5 clamshell mode

Let suppose a 256 bit memory controller is installed on a PCB with GDDR5 memory modules. In normal mode you can split the lines into 8 group of 32 bit and drive 8 modules x 1Gbit (128 MB) = 1 GB of ...
2
votes
3answers
653 views

8086 memory decoder logic

I started creating a scheme for 8086 based computer now I'm in trouble with memory addressing. I know a 20 bit wide addressing line can address up to 1024 KB of RAM and that pin A0, when high, select ...
2
votes
1answer
3k views

How is the DDR3 SDRAM addressing done?

In order to work on programming a DDR3 SDRAM, I was going through the JEDEC standard DDR3 SDRAM specification (link to pdf, pg 30). I got a bit confused about the DDR3 addressing, a snapshot of which ...
2
votes
1answer
446 views

PIC (18 series) 12-bit Instruction Addressing?

I'm trying to find the 12-bit address in hex -- as well as the memory bank being used -- by the last instruction in the sequences listed below. Before I list the sequences, it is my understanding ...
2
votes
1answer
1k views

Mapping address ranges in Verilog

In Verilog, what techniques can be use for mapping an address bus onto different memory modules. Typical case: a microprocessor core whose address space is mapped to various memory modules: RAM, ROM, ...
2
votes
1answer
165 views

How do I2C modules select between more than 2 slave addresses?

I am using the TMP112 I2C temperature sensor and noticed that you can choose between 4 slave addresses by connecting the A0 pin to V+, GND, SCL, or SDA. How does the sensor tell between SCL, SDA, and ...
1
vote
4answers
388 views

advantages of PC-relative addressing

I have read somewhere: "The advantage of using relative mode over direct mode is that relative addressing is a code which is position-independent, i.e. it can be loaded anywhere in memory without ...
1
vote
2answers
5k views

Difference between logical and virtual addresses

Today I heard that a: DMA-controller is mapping/converting logical addresses (from I/O-Mapping) to physical addresses MMU-controller is mapping/converting virtual addresses to physical addresses So ...
1
vote
1answer
925 views

Memory IC width vs depth

Given a need for a single 2G × 32 bit DDR3 memory block, which configuration would be ideal and why? A: Two 2G × 16 bit memory ICs or B: Two 1G × 32 bit memory ICs I think that A ...
1
vote
3answers
2k views

Physical address vs virtual address

Physical address is hardware address of physical memory and virtual address is the one the processor will be seeing, it has it has a tag and offset. I understand this. Can any one describe it with an ...
1
vote
2answers
1k views

Arm mode and Thumb mode makes the PC's bit 0

The ARM and Thumb modes are word-aligned and halfword-aligned. I understand this means that if it's in ARM mode, the start of addresses must be divisible by 32, and if it's in Thumb mode it has to be ...
1
vote
2answers
194 views

Big address space and small physical size?

The Intel D1000 MCU datasheet says: The MCU has 4 kB of data flash and 32 kB of code flash. Code flash occupies the address range 0x2000 0000 to 0x3FFF FFFF and is aliased throughout. It is ...
1
vote
2answers
741 views

Problem with glue logic/memory decoding on a 6502 project

I have a problem understanding the following schematic, specifically the "Glue Logic(Memory Decoding)" section in the lower half middle: This is a simple breadboard computer based on a 6502 CPU with ...
1
vote
3answers
261 views

PIC24FV Reset without Flag

I am working on building an interrupt based program flow using the PIC24FV32KA302 module from Microchip. However, I am having some trouble with intermittent resets (it seems). I am currently using ...
1
vote
2answers
211 views

When looped, memory address not being displayed sequentially while skipping intermediate memory

I am trying to run through a sequence of memory and display it on the command window. Here is the code: ...
1
vote
4answers
396 views

Clarification regarding I2C address

I was going through the following link which describes the "I2C address allocation table" http://simplemachines.it/doc/IC12_97_I2C_ALLOCATION.pdf Upon reading the aforementioned information table I ...
1
vote
1answer
72 views

How many external devices can be linked to a CPU with n address buses and m data buses?

(Hypothetical) Let's say there is a CPU with 8 address lines and 8 data lines. If each external device has 128 accessible registers, how many external devices can be linked? For 8 address lines, I ...
1
vote
1answer
883 views

What's the difference between passive matrix and active matrix?

Both passive matrix and active matrix use "m+n" row-column addressing method to eventually switch individual components. So what makes one active and the other one passive?
1
vote
2answers
50 views

Address bus, databus: how much storage direct accessible

I have a CPU with a 32 bits data bus and a 21 bits address bus. I would like to know how much storage I can connect to this CPU directly. Does this depend on the address bus width, because I can ...
1
vote
1answer
70 views

Would a parallel EEPROM ever output a value that it does not contain?

I understand that when the address input to a parallel EEPROM changes from A to B, the output may show results that aren't the contents of either A or B, for a few nanoseconds. Are these spurious ...
1
vote
1answer
1k views

What happens If the interrupt occurs during the execution of HALT instruction?

Consider the following program segment on a hypothetical processor . I have this question in my course CS201. Suppose this processor has 32 bits Load/Store operations, ALU operations is 16 bits and ...
1
vote
2answers
156 views

considerations about little endian processor and opeartions on registers

Processor is little-endian. Under followings addresses we have following values (hexdecimal format): 1000: FA 1001: 46 1002: 26 1003: C3 Now, processor is ...
1
vote
1answer
69 views

MSP430 - how to check addressing types

I'm programming a MSP430 in C language as a simulation of real microcontroller. I got stuck in addressing modes (https://en.wikipedia.org/wiki/TI_MSP430#MSP430_CPU), especially: Addressing modes ...
1
vote
1answer
174 views

DDR3 bank activation

I've been trying to follow: http://www.anandtech.com/show/3851/everything-you-always-wanted-to-know-about-sdram-memory-but-were-afraid-to-ask/3 On this page, they say: "Following activation, the open ...
1
vote
1answer
119 views

Identify iButton location

A friend asked me for advice regarding a lock system based on iButtons as keys. There are some doors, and a 1-wire bus along the way, connected to iButton readers and door locks. (let's skip the ...
1
vote
1answer
1k views

how to resolve 64 bit address of remote xbee using Arduino xbee library

Does anyone know how to resolve the 64 bit address of a remote xbee (series 2) using the Xbee Arduino library (http://code.google.com/p/xbee-arduino) ? The getRemoteAddress() public function of class ...
1
vote
1answer
54 views

Relate Bin file (read from uC) to map file

We have a AT32UC3C1512 presenting a Failure, part of the analysis that is normally performed to isolate the failure is to perform ABA swap of components, we have performed the swap in several ...