Questions tagged [arithmetic-division]

Division of integer or floating-point numbers represented as bits. For analog division tag with [analog-computer] instead.

Filter by
Sorted by
Tagged with
0
votes
0answers
151 views

Is it possible to build a binary divider with this design?

So I am working on this ALU, and I have made this 8-bit multiplier based on this design: . Is it possible to adapt this design into a binary divider by using Subtractors instead of Adders, and maybe ...
0
votes
0answers
18 views

Optimal signed integer flooring divider circuit?

I've never seen a flooring divider circuit; only ever truncating, occasionally with a vague note that flooring is "cleaner". What does that actually mean, though? Can it skip some checks? ...
-1
votes
1answer
41 views

Using the fast adders circuits in FPGA

Im confused on how to use the dedicated carry logic The first image shows the schematic for a full adder using a MUX It looks like one of the outputs are equivalent to A XOR B
0
votes
1answer
50 views

Binary division restoring method

Hi i need help in understanding the binary division restoring method From -2, we stored the value to 5 by adding the divisor which is 7 After adding 7 to get 5, why does it automatically jump to 10? ...
1
vote
1answer
75 views

how to implement division

I'm creating an ALU for a simple calculator. I have made the addition, subtraction and multiplication part of the ALU and with them i didn't have to initialize anything. I am attempting to create the ...
2
votes
1answer
281 views

How do computers understand decimal numbers?

Computers calculate numbers in 0s and 1s. A bit can be either but not in between. So if you enter 3/2 into a calculator, it should return either 1 or 2, right? Wrong! It gives you 1.5, the correct ...
0
votes
2answers
33 views

Shift left followed by round for performing: y=x+cz in hardware

I wan't to implement a simple arithmetic, given the following (say 8 bits) integers x,y,z $$y = x + c z$$ where 'c' is a fraction of a power of 2: 2^-1, 2^-2, 2^-3,... I was adviced to perform the ...
0
votes
0answers
44 views

Is a 14((n^2)÷2) gate n-bit integer divider reasonable?

I figured a way to implement a fast divider (basically a ripple-carry divider) with deterministic delay, but it's stupidly-large, essentially requiring two AND gates (multiplier and a position test to ...
2
votes
1answer
226 views

Signed Integer Division Optimization

I've implemented a division algorithm on an FPGA using the long division algorithm. My implementation does not use pipelining, but works iteratively and requires very few logic elements since the ...
0
votes
1answer
33 views

Can specific pipeline latency arithmatic block be inferred when using * or / operator in VHDL?

When using the * or / in VHDL, the synthesis tool shall infer the appropriate IP block to carry out that operation. If we open the actual GUI for that IP block we can find a lot of options e.g select ...
2
votes
1answer
416 views

Why overflows are omitted in the non-restoring hardware binary division algorithm?

I'm reading a book about a non-restoring binary division algorithm, for example 52_octal divided by 41_octal: ...
0
votes
2answers
838 views

How to divide complex number in VHDL?

I know how to divide numbers in VHDL (or using one of the Xilinx IP core generators) but I do not know how to do it in the case the numbers are complex. In my case I have defined a complex number as ...
0
votes
1answer
234 views

Digital Multiplication, Subtraction, Division Integrated Circuits?

Having a hell of a time finding ICs that offer multiplication, subtraction and division? Are these functions just a product of adders and not worth the fab?
0
votes
1answer
482 views

8051 24bit BCD division

I am currently working on a 8051 assembly program which receives a set of BCD inputs and calculates the mean of this set. However, I couldn't figure out a decent way to divide 24bit BCD number. For ...
0
votes
1answer
2k views

Verilog modulo without using "%"

I'm interested in Verilog, but I have a question. I tried to implement modulo without using '%` operator. So I made it this way: ...
4
votes
1answer
2k views

Why don’t most RISC ISAs write integer MULH/MUL or DIV/REM to two general-purpose registers? [closed]

Most hardware multiplication and division algorithms can compute the high and low words of a product of two integers, or both the quotient and remainder of the division of two integers, at the same ...
42
votes
6answers
15k views

Why does hardware division take much longer than multiplication?

Why does hardware division take so much longer than multiplication on a microcontroller? E.g., on a dsPIC, a division takes 19 cycles, while multiplication takes only one clock cycle. I went through ...
3
votes
2answers
5k views

Why does signed (2's complement) binary multiplication have different procedure than unsigned?

The 2's complement binary multiplication does not have same procedure as unsigned if the both operands do not have the same sign. What is the logic behind that? Does special consideration apply to ...
1
vote
1answer
794 views

Can fixed point division be implemented using a divider that outputs quotient and remainder?

From what I have seen, division is a highly expensive operation in terms of time or area (tradeoff). It is usually implemented as an operation of continuous subtraction of a number from another number ...
0
votes
3answers
138 views

Using Three-state logic to speed up floating point multiplication

This question is idle pondering but... Given "double-precision" is 53 bits, so takes 53^2 (or 2809) largely ordered sequential operations to perform multiplication. Whereas the equivalent ternary ...
1
vote
2answers
2k views

SRT division vs Non restoring division

Assuming base b=2, is there a particular advantage in terms of performance when comparing SRT division to non restoring division? In Non restoring division, for ...
0
votes
1answer
107 views

On-line arithmetic vs digit recurrence, are they different?

I'm looking at some reference to "On-line arithmetic",in chapter two of this PhD thesis there's a description of such methods. There's a recurrence derived at some point in such thesis that reminds me ...
0
votes
1answer
1k views

Division circuit

On the picture below is shown a circuit for arithmetic division. Can somebody please tell me how does it work? I am struggling to understand it as I am new to this area. Note: This is not a homework ...
3
votes
2answers
2k views

Dividing numbers on an FPGA

I wrote a program for a Cyclone II FPGA that divides 2 64 bit numbers and returns if the remainder is 0 using the modulus (%) operation. When I compiled the program with 64 bit numbers for the ...
6
votes
1answer
1k views

I want to implement a math equation in FPGA, should I describe a CPU or can I do it just by code?

For a school project I'm trying to implement an equation for example like this: (EDIT) B = ((A + 2) * |A - 10|) / (c * c) everything is unsigned binary values, ...
1
vote
2answers
6k views

Divide by integer in VHDL

I need to divide an integer by an integer in one clock cycle. how should I do this? I have a function for it I found on the internet but it always returns one. ...
0
votes
1answer
2k views

Remainder of a 16-bit number divided by 3

I have to design a combinational logic circuit which accepts a 16-bit number as input and then calculates the remainder of the number divided by 3 as its output. I originally had no idea how to ...
26
votes
5answers
41k views

How does division occur in our computers?

How does division occur inside digital computers? What is the algorithm for it? I have searched hard in google but haven't got satisfactory results. Please provide a very clear algorithm/flowchart ...
3
votes
2answers
6k views

hardware implementation of division algorithm

I have tried hard but I don't understand how this algorithm is working.Please explain the flow chart. \$DVF\$ is the divide overflow flip flop. \$A_s\$ is the sign bit of \$A\$ \$B_s\$ is the sign bit ...
12
votes
10answers
29k views

Fastest way to get integer mod 10 and integer divide 10?

If a hardware doesn't support modulus or division operations, it takes many more CPU cycles to simulate modulus/division by software. Is there any faster way to calculate division and modulus if the ...
2
votes
1answer
2k views

System Generator: How to configure the CORDIC divider block. Understanding the block parameters

I have some dudes about the block parameters of the CORDIC DIVIDER. I would like to someone explain me the parameter called "Latency for each processing element". (See the parameters inside the red ...
12
votes
10answers
8k views

Efficient inverse (1/x) for AVR

I'm trying to find an efficient way of calculating an inverse on an AVR (or approximating it). I'm trying to calculate the pulse period for a stepper motor so that I can vary the speed linearly. The ...