Skip to main content

Questions tagged [arm]

32-bit microcontroller IP. The ARM company which designs the ARM cores doesn't make controllers itself, but licences the IP to other manufacturers. ARM is the leading 32-bit controller and is available from tens of suppliers.

Filter by
Sorted by
Tagged with
0 votes
0 answers
48 views

ARM SWD Programming Problems

I am trying to erase a NRF52840 and the erasing fails. This is the relevant schematics: Notice that SWDIO is tied to the unused P1.01 for ease of placement and routing. Similarly SWDCLK is tied to P1....
major4x's user avatar
  • 173
0 votes
0 answers
39 views

Set interrupt pending in STM32H563ZI

I am new to embedded and am trying to learn about interrupts. I want to trigger SysTick (or any other) interrupt by setting the interrupt pending bit in some NVIC register to 1 (read it on the ...
gagan chopra's user avatar
1 vote
2 answers
127 views

Dealing with denorms in the ARM Cortex M4 FPU

Okay, a year ago I asked this other question and got zero responses. Now, I will try to get a little more specific: The ARM chip that is in this product is the STM32F407 and I got the docs on that ...
robert bristow-johnson's user avatar
0 votes
2 answers
120 views

Is it normal to get garbage output through UART when resetting the microcontroller?

I have written functioning code for Serial Communication through UART, and when stepping through the code it transmits characters just fine. I have done this using microlib, so I can use printf (I ...
spyduck's user avatar
1 vote
0 answers
48 views

TCC timer from ATSAME54 resets itself

I use an ATSAME54P20A. I want to use the timer TCC0 as a counter. An important function is that I can stop and start the counter again without it resetting itself. According to the data sheet, the ...
userName's user avatar
0 votes
2 answers
43 views

Use multiple ARM assembly files in a project

I am an electronics student and I am learning how to use assembly language on an ARM Cortex-M4, specifically for the STM32F401CCUx microcontroller and, even more specifically, on the BlackPill board (...
Pinula1's user avatar
0 votes
1 answer
78 views

ARM based microprocessor IC number, what is the exact model of microprocessor?

It is a ARM based microprocessor with 48 pin count and most probably 32-bit and one more detail which may help is that another single EEPROM IC has been used alongside? What is the tentative model of ...
Meet's user avatar
  • 23
1 vote
1 answer
42 views

What is the number of immediates that can be represented ARM data processing instructions?

Data-processing instructions have an unusual immediate representation involving an 8-bit unsigned immediate, imm8, and a 4-bit rotation, rot. imm8 is rotated right by 2 × rot to create a 32-bit ...
Francesco Altura's user avatar
0 votes
1 answer
83 views

error in stm32cube ide

I have this error, what could be the reason, thank you for your help 09:27:59 **** Incremental Build of configuration Debug for project button2 **** c:\st\stm32cubeide_1.12.1\stm32cubeide\plugins\com....
Alireza ganjeh's user avatar
0 votes
0 answers
22 views

I2C on SAMD21 with Atmel Start works only in one direction

I am trying to establish a half-duplex I2C communication between two ATSAMD21G18A microcontrollers, using Atmel Start's I2C functionality. (HAL Synchronised I2C) The automatically generated example ...
aulven's user avatar
  • 117
2 votes
3 answers
168 views

ARM Cortex-M Processor Reset Behavior

I am trying to understand the ARM cortex-M hardware behavior on reset; particularly how the SP and PC values are written upon a cold start or hard reset. A quick search did find a few similar ...
NeedToKnow's user avatar
0 votes
0 answers
39 views

What Specific Optimizations Can ARM Implementations Do That x86 Ones Cannot (And Vice-Versa And Risc-V)

I believe this question is slightly different from others (ex: Why exactly does the x86 (primarily x86-64) instruction set consume more power than reduced instruction sets like arm?) This question is ...
ScottMichaud's user avatar
1 vote
0 answers
30 views

Cross-compile and run aac-fdk on Cortext M0+ like the RP2040

I am creating a small device that should be able to input sound from a I2S microphone and to compress this sound using AAC LC compression. In another thread I was recommended a Arm Cortex M for this ...
www.jensolsson.se's user avatar
1 vote
1 answer
56 views

STM32 I2C HAL Code GPIO?

I configured PB6 and PB7 to I2C using the CubeIDE GUI, and it automatically generated the code for me. I understand how I2C works but I am trying to see how HAL does it and this is the code that they ...
jdsus's user avatar
  • 21
0 votes
0 answers
60 views

Turning on and off LEDs based on button input in ARM assembly

I am using an MSP432P401R. Attempting to turn on an LED when the button is pressed, and turn on a different one when the button is not pressed. It compiles but doesn’t do anything or light up either ...
ethanm's user avatar
  • 1
0 votes
1 answer
48 views

Why do I need to push into TDI in reverse order on the JTAG?

There is 2 JTAG TAP's R5's TAP and CS400's TAP. the TDI is connected with R5 then CS400 is TDO Such as TDI->R5->CS400->TDO. For example, IDCODE code is 1110 and the BYPASS command code is ...
Carter's user avatar
  • 619
1 vote
1 answer
66 views

Is there a limit to pushing to Shift-IR in JTAG?

I'm trying to understand the behaviour of JTAG with ARM. In particular, there is a Shift-IR stage in the JTAG as shown below, As far as I know, at this Shift-IR stage, we can push instructions like ...
Carter's user avatar
  • 619
0 votes
0 answers
273 views

ESP32-D0WDQ6-V3 showing "MD5 of file does not match data in flash!" message

I've designed a custom board which uses the ESP32-D0WDQ6-V3 chip, as shown in the schematic below: Note: the pins GPIO0 and CHIP_PU are being driven by a STM32. The STM32 reads the pins of a nodemcu ...
Emanuel M's user avatar
  • 188
0 votes
0 answers
53 views

What hardware/software do I need to connect to SWD on an NXP LPC820 ARM MCU?

I have a Li-po battery pack that I'd like to debug. The on-board BMS has an NXP LPC820 MCU and I've identified the SWD header. My reason for doing this is that one of the 5 cells went bad, which I've ...
scott_b_81's user avatar
0 votes
0 answers
75 views

Issue with Running Two Separate Codes on Intel Cyclone V SoC ARM Cortex A9 Dual Core via QSPI

I am working on an Intel Cyclone V SoC ARM Cortex A9 Dual Core setup and aiming to execute two distinct codes on Core 0 and Core 1 in bare-metal mode. While I've successfully executed this setup using ...
Support's user avatar
0 votes
0 answers
157 views

Assistance Needed: Trouble Running Bare-Metal Code on second core in Cyclone V SoC

I am working on intel cyclone 5 hps I have two cores in a processor Core 0 core 1, I want two code to run on two different cores core 0 and core 1 in bare metal. When I run in jtag mode it works, for ...
Support's user avatar
0 votes
0 answers
58 views

System Memory (Internal Boot ROM) of STM32F446XX

The datasheet and this article refer to an internal boot ROM that stores the bootloader on the STM32 MCU. The memory map (for the STM32F446RE) shows it to be at ...
NeedToKnow's user avatar
0 votes
4 answers
202 views

Using ARM Cortex on breadboard

I want to know if can I use an ARM-Cortex-M4 processor directly on a breadboard and then create a microcontroller on a breadboard. I already tried searching google but didn't find anything. Please ...
stng's user avatar
  • 3
-1 votes
1 answer
73 views

Seeking a very low cost buck boost 3 V or 5 V to 3.3 V [closed]

I am seeking an SMPS chip for ARM/LoRa PS circuit which needs to use every drop of energy at 3.3 V from a pair of LR6-AA batteries (3V) or use 5V USB.
Peter Laidlaw's user avatar
0 votes
0 answers
22 views

Dual Linux Images on a single partitioned eMMC for OTA updates on SAMA5D27 ARM based MPU

To be able to support OTA updates I want to load the new update image to one partition and have the current running image on the other partition. Then switch partition to run from the new image at ...
CaptainMJ's user avatar
0 votes
1 answer
203 views

CJTAG Bit Banging - Just Erase the Flash

As in another question, I have a CC2652 which is locked in cJTAG mode. I would like to completely erase the flash memory so that the bootloader is re-enabled, but I don't have a JTAG or cJTAG ...
bobuhito's user avatar
  • 554
0 votes
0 answers
32 views

Confusion about the Link Register content during exceptions in ARM

I can't understand how the link register of the exception mode is updated during the exception. Why for the SVC, Prefetch Abort and Undefined Instruction, the LR is having PC + 4 but for the Data ...
Emad Kheyroddin's user avatar
0 votes
0 answers
65 views

Understanding ARM Pipeline: Questions on PC Incrementation and Exception Handling for SVC Instructions

I read this on ARM community website but i got confused: "Imagine your 3-stage pipeline like this: PC - FETCH - PC+4 -> DEC - PC+4 -> EXECUTE || Exceptions are generated (pended) at the end ...
Emad Kheyroddin's user avatar
1 vote
0 answers
157 views

OpenOCD: unable to find a matching CMSIS-DAP device in WSL

I am trying to connect GDB in WSL to an Atmel SAMV71 Xplained Ultra board. I am getting stuck trying to get OpenOCD to connect to the board. I am using the following OpenOCD config file: ...
embedded.kyle's user avatar
0 votes
0 answers
92 views

How to properly trigger a soft reset on ARM Cortex R52?

I am porting a running project from Cortex M(Armv7) to Cortex R52(Armv8). On the former I just wrote VECTKEY(0x05FA) to AIRCR register which issued a soft reset immediately, without resetting all the ...
stenvar's user avatar
  • 741
1 vote
1 answer
85 views

STM32F407 PLL config not producing 1ms SysTick

I've a bare metal PLL setup for my STM32F407 which should generate a 168MHz system clock. However for some reason the 1ms SysTick interrupt is orders of magnitude off the grid. The math works out on ...
Michael's user avatar
  • 113
0 votes
0 answers
15 views

How do I tune ARM Socrates NIC QoS Address Latency Target Registers to get balanced bandwidth between two AXI Initiators?

I'm learning about the ARM Socrates NIC QoS features to provide balances arbitration between two AXI Initiators created two different sized transactions. AXI0: 64B (awsize = 8B, awlen = 8 beats) AXI1:...
wandering_leo's user avatar
1 vote
0 answers
166 views

How to handle flash write/read operations on STM32L552 with ICACHE enabled without disabling it?

I am currently working with an STM32L552 microcontroller and encountering some peculiar behavior when writing and reading double words to and from the flash memory. After writing data to a specific ...
tronhawk's user avatar
  • 229
0 votes
0 answers
88 views

Can I read an SoC ROM Table through AXI-AP with CoreSight 400?

I'm newbie and trying to read ROM Table information by JTAG through the AXI-AP using CoreSight SoC-400. As I understand CoreSight is associated with some APs to support JTAG such as AXI-AP, AHB-AP, ...
Carter's user avatar
  • 619
0 votes
1 answer
88 views

STM32H755ZIT6 RCC Issue

I'm trying to set maximum frequency for M7 - 480 MHz and 240 MHz for M4. when I'm setting them I always have RCC Power Regulator Voltage Scale 0 in RED and I can't change it. what am I missing?
Alatriste's user avatar
  • 160
0 votes
1 answer
36 views

Can I use 2 modes of I2C operation together in 1 code? For STM32F407 interfaced with MPU6050 sensor

I have my STM32F407 discovery board (master) interfaced with an MPU6050 sensor (slave) via an I2C interface, and it reads and writes data to it. My questions is, what mode of operation is the stm32 ...
DaveFenner's user avatar
0 votes
1 answer
50 views

Differences/advantages between manufacturer specific vs core specific programmers/emulators/debuggers?

I bought an Atmel ICE a while ago as a way to step away from the Arduino environment and begin using more custom hardware. Now that I am quite comfortable with this I've begun contemplating using or ...
Alex Jegers's user avatar
0 votes
0 answers
95 views

Is it possible on STM32 to detect if an event triggered?

According to Stm32 Event and interrupts , STM32 events are mainly for controlling other peripherals. Is there a way on the MCU itself to detect if an event fired? That is, I don't need to interrupt ...
SRobertJames's user avatar
  • 1,135
13 votes
9 answers
5k views

What's a good way to assert in embedded microcontroller code?

It's good practice to use assert to test that things are that we expect them to be. Likewise, it's good to check that calls worked as expected and didn't error. In ...
SRobertJames's user avatar
  • 1,135
-1 votes
2 answers
201 views

What's a good way to learn microcontrollers without magic? [closed]

I know software (C, C++, POSIX, assembly) and would like to learn microcontrollers at a low level, down to digital circuits. I don't want to use any tools that obscure the internals, such as Arduino, ...
SRobertJames's user avatar
  • 1,135
0 votes
0 answers
42 views

MAX32660 SWD: Meaning of CSYSPWRUPREQ not asserted?

In a working SWD sequence generated by pyocd, the MAX32660 target's DP4 (CTRL) register has the CSYSPWRUPREQ bit set, as follows (as reported by the probe's console): ...
personal_cloud's user avatar
0 votes
1 answer
122 views

How should I debug this ARM Cortex M STM32 UART write?

I have a STM32F446RE on a Nucleo F446RE, and I'm trying to learn how to program the UART to write over the Virtual COM Port (connected to USART2). I'm able to download someone else's code, modify it ...
SRobertJames's user avatar
  • 1,135
1 vote
1 answer
212 views

How do I use CMSIS without a GUI or IDE?

I have a bare metal STM32 C project working on a NUCLEO-F446RE. To learn about MCUs, I did not use any code generators or IDEs, but created a simple Makefile, linker script, start up C code, and <...
SRobertJames's user avatar
  • 1,135
1 vote
1 answer
141 views

Disable peripheral interface via STM32 Memory Boot Mode remotely

Here's the current scenario: There's a remote STM32 MCU F746ZG that is prohibitively expensive to retrieve or access, and only has an I2C1 connection. The USART peripheral interface is causing issues (...
UberChio's user avatar
0 votes
1 answer
33 views

MAX32660 SWD SELECT does not affect the next AP read

I am trying to write my own PyOCD SWD probe module (because DAPLink is broken and nobody knows how to compile it, while the remaining 2 probes that PyOCD 0.26.1 supports, which we shall not name here, ...
personal_cloud's user avatar
10 votes
3 answers
3k views

Why do STM32 MCUs divide RAM into SRAM1 and SRAM2?

Why do STM32 MCUs divide RAM into SRAM1 and SRAM2? They seem contiguous, so that I could simply configure my linker to treat both as just one chunk of RAM. Should I do that? If not, how do I tell the ...
SRobertJames's user avatar
  • 1,135
3 votes
3 answers
249 views

MAX32660-EVSYS SWD not working with longer cable

My MAX32660-EVSYS frequently fails to start pyocd and/or program the target when the ARM SWD (Single Wire Debug) cable (connecting it to the target MAX32660) is 12 inches or longer. It appears that ...
personal_cloud's user avatar
0 votes
1 answer
189 views

Can I program Arduino Uno R4 On STM32 IDE?

The microcontroller of Arduino Uno R4 is Renesas RA4M1 (Arm® Cortex®-M4). -So can I program Arduino Uno R4 On STM32 IDE? -Can I use STM32 library for Arduino Uno R4? Thanks!!!
Đức Chung Nguyễn's user avatar
2 votes
1 answer
2k views

Booting modes of STM32 microcontrollers

I am creating a custom board and using STM32F303 chip. I have looked into the datasheet and there are 3 boot modes and according to the datasheet the bootloader resides in the ROM memory. I got ...
Ahsan's user avatar
  • 71
0 votes
1 answer
103 views

RN8213 software pack for Keil µVision 5

I am having a problem developing a firmware for RN8213 Cortex-M0 microcontroller from Renergy company. I installed the Keil µVision 5 development tool but I can't find the software package for RN8213 ...
Addisu Alemayehu's user avatar

1
2 3 4 5
23