Newest 'artix-series-fpga' Questions

0 votes

1 answer

36 views

Data transfer FPGA To PC via UART

I have implemented a TDC and an 8-bit encoder in my Artix-7 FPGA board and I want to transfer this data from FPGA to PC via UART protocol! I don't know if I should save this data in FIFO memory or ...

usereyi

9

asked May 3 at 15:22

1 vote

0 answers

31 views

Daisy chaining NOR flash modules

for a project (FPGA image processing accelerator) I need to create a high bandwidth read-only memory. I settled on using Quad SPI NOR flash modules (will use them in XIP mode) but I have some concerns....

spi signal-integrity flash-memories artix-series-fpga

OM222O

182

asked Apr 12 at 15:42

0 votes

0 answers

50 views

What is the preferred way to store per device MAC and static IP on a Xilinx FPGA?

I've been writing some Ethernet handling code for Artix-7 FPGAs. As I said in the question I want to, on per device basis, store a device MAC and device IP address. In other words I would like to be ...

ethernet xilinx artix-series-fpga

James Matta

183

asked Mar 7 at 23:56

0 votes

1 answer

49 views

Are reference resistors required for VRP and VRN when implementing an DDR2 memory controller in an Artix-7 device?

The generated pinout does not list any VRP or VRN pins, or anything similar. I have specified internal impedance for the DDR2 IF pins with IO standard SSTL18_II. On previous and other FPGAs, it is ...

memory xilinx vivado artix-series-fpga ddr2

EquipDev

529

asked Jan 10 at 17:27

0 votes

2 answers

153 views

Digital Clock Manager FPGA

I want to maintain a constant frequency of 50MHz for my Nexys A7 FPGA Board. Currently, the internal clock is 100MHz. How can I implement a digital clock manager in VHDL/Verilog to make sure my ...

fpga clock artix-series-fpga

div_01

11

asked Jan 3 at 5:05

-1 votes

1 answer

123 views

Can you share resources about implementing I2C device on FPGA? [closed]

I am using Xilinx 7 Series and the official toolchain. So far, I have been using a few Zynqs with moderate success but they come with ARM cores I don't use so I am attempting to move to a pure Artix. ...

i2c artix-series-fpga

MaxDZ8

159

asked Sep 24, 2021 at 15:35

0 votes

0 answers

33 views

BGA Stuff, unstuff PCB Pad Short

I am using Artix 7 FPGA (XC7A200T-2FPG676) BGA package on PCB, after unstuffing of FPGA I want to short two pad P18 and R18 on PCB with each other and then wants to stuff back my FPGA . Note: P18 and ...

pcb bga rework artix-series-fpga

Sardar Awais Gujjar

1

asked May 20, 2021 at 7:43

0 votes

1 answer

32 views

Shorter transmission lines or nearer high frequency bypass caps

I have an application where I have a sensor which communicates with an FPGA with about 15 differential pairs of data clocking around 300 Mhz. Due to constraints, the board can't be taller than 35mm ...

differential transmission-line bypass-capacitor artix-series-fpga

Joshua

127

asked Feb 19, 2021 at 19:09

1 vote

1 answer

613 views

Xilinx FPGA and DDR3 Memory. Confusing Impedance combinations

Currently I'm planning on doing a PCB with DDR3 memory and an Artix7 FPGA. During my research a few questions accumulated. When looking at the reference manual of the Arty7 board, I see that I have to ...

fpga impedance xilinx ddr3 artix-series-fpga

GNA

1,451

asked Dec 31, 2020 at 19:54

1 vote

1 answer

141 views

How to improve timing on this design using so much BlockRAM?

I'm building a small RISC FPGA CPU on an Artix-7 (Arty A7-100 (xc7a100tcsg324-1) board. It runs fine, most instructions take three clocks (non-pipelined), but due to crazy net delays, can only run at ...

fpga verilog xilinx artix-series-fpga

TomServo

919

asked Dec 3, 2020 at 23:29

1 vote

1 answer

286 views

Passing input on one pin of FPGA straight out to another output pin for monitoring

I need to monitor a signal as it is going into the FPGA, tracking down a potential noisy input or slow rising signal issue. I want to use an external oscilloscope to see what the FPGA sees (as ...

vivado timing-analysis constraints artix-series-fpga

jrive

576

asked Oct 28, 2020 at 15:07

0 votes

1 answer

244 views

24-bit binary to 32-bit bcd

I'm trying to write a 24bin-32bcd BCD counter. Can anyone explain how to implement it ? Here is my code: http://tpcg.io/JOHf4IFj but it needs to be checked. I have some problems with "valid" ...

microcontroller fpga verilog artix-series-fpga microsemi-fpga

L.Kh.Hovhannisyan

19

asked Aug 22, 2020 at 6:50

0 votes

2 answers

609 views

Basys 3 400MHz Logic [duplicate]

The Basys 3 advertises "internal clock speeds exceeding 450 MHz," but the default clock pin is connected to a 100MHz oscillator. Is it possible to configure the Basys 3 to use a 450MHz clock?

fpga xilinx artix-series-fpga

Astrid Yu

129

asked Jun 3, 2020 at 6:31

1 vote

1 answer

679 views

How do Vivado and Vitis determine where stack and heap are located?

Been taking advantage of lockdown to learn how to work with softcores and C on Vivado/Vitis, using a Digilent CMOD A7 board I have. I managed to get the out of box demo built and running, but I hit a ...

c xilinx vivado artix-series-fpga vitis

danmcb

5,136

asked Mar 15, 2020 at 17:34

1 vote

1 answer

197 views

Can an incorrect VGA timing kill a modern LCD screen?

I'm going to play with an Artix-7 dev board with a VGA port (Nexys 4 DDR from Digilent) and I'm a beginner at this. Assuming the pinout is correct, is it possible to destroy a (very) cheap modern LCD ...

fpga vga artix-series-fpga

ker2x

113

asked Oct 11, 2019 at 9:26

0 votes

1 answer

963 views

External CLK in Artix-7

I try to design a board with an ARTIX-7 FPGA. There is a big question that which pin of FPGA should I put an oscillator? I inspected a document about clocking the 7 series xilinx FPGA (7 Series FPGAs ...

fpga clock artix-series-fpga

parisa-far

23

asked Jun 26, 2019 at 8:07

0 votes

1 answer

55 views

Zynq 7020 subcomponent equivalent parts [closed]

The Xiling Zynq 7020 has a dual-core ARM Cortex-A9 and an Artix-7 FPGA in it. What is the equivalent part number of these chips independently? (i.e. what individual part numbers have the same ...

fpga arm artix-series-fpga arm9

iAdjunct

399

asked May 8, 2019 at 22:05

1 vote

1 answer

411 views

How to increase memory on the FPGA board?

Situation I'm running a driver code driver.cc on the FPGA board (PYNQ-Z1) but it gives an error in the middle of the code where the code calls to ...

fpga memory xilinx zynq artix-series-fpga

IgNite

137

asked Feb 11, 2019 at 20:47

3 votes

1 answer

1k views

Vivado : constraints setup for SPI interface with common clock

I have been using Vivado 2018 for a system level design and am having trouble with a SPI interface programming. A block diagram of my system is shown below. The Artix-7 FPGA (on the motherboard) ...

fpga spi vivado constraints artix-series-fpga

CanisMajoris

83

asked Nov 4, 2018 at 3:26

0 votes

1 answer

266 views

single port 32x32 synchronous ram design using verilog in vivado hls

in the verilog code below: ...

verilog vivado zynq artix-series-fpga

Shubham Choudhary

1

asked Sep 26, 2018 at 5:05

3 votes

2 answers

598 views

Debounce on Nexys4 DDR button

I am trying to implement a simple UART transmitter, where the Nexys4 DDR board is sending ASCII characters to my PC, which I can view using Tera Term. The problem I am having is that when I press one ...

fpga vhdl artix-series-fpga

nnja

31

asked Jan 26, 2018 at 19:29

2 votes

1 answer

297 views

Is XADC synchronous in Artix 7 Series FPGA?

I was wondering if the output data of the XADC in the Basys 3 board is synchronous. That is, can I use the EOC (End of conversion) flag as a clock for some other modules and expect it to be a ...

fpga adc synchronous artix-series-fpga

Sebastian Araneda

123

asked Jan 17, 2018 at 15:37

0 votes

1 answer

64 views

Is there an advantage to my sequential circuit optimization?

I'm trying to create a snake game on a Xilinx Artix7 FPGA, and one of the things I want to check is if the snake has collided with itself. I need to perform this check between game updates to know by ...

fpga verilog xilinx optimization artix-series-fpga

rcplusplus

129

asked Dec 7, 2017 at 23:17

2 votes

0 answers

1k views

Generating Bitstream takes very long in Vivado

This question may sound very simple but the code I wrote for a seven segment display adder with pushbuttons in VHDL takes so long to generate a bitstream. I reset and tried again several times but it ...

vhdl vivado artix-series-fpga

Ekin Alparslan

115

asked Dec 4, 2017 at 14:33

0 votes

1 answer

165 views

SATA Connector for GTP transceivers [closed]

i have a Artix7 board with 4 SATA connector on it, i want to use these connectors for GTP transceiver, just connectors and i don't want to use SATA protocol, actually i do not know how to write XDC ...

fpga connector sata artix-series-fpga

Foad Hoseyni

33

asked Nov 24, 2017 at 18:03

0 votes

1 answer

1k views

How to implement 8b10b en/decoding protocol between two FPGAs?

I'm using two Xilinx FPGAs (one Kintex 7 and one Artix 7). The Kintex 7 is tied to its own system (OPAL-RT software, it is a simulation software that is an addon to Simulink which lets data be output ...

serial decoder encoding artix-series-fpga kintex-series-fpga

Lerbi

215

asked Oct 24, 2017 at 16:44

1 vote

2 answers

538 views

Converting 100MHz clock to 65MHz clock for VGA

I've written some HDL code to convert the frequency of the clock on FPGA (100MHz) to a freqency which is compatible with my VGA monitor (65MHz): ...

fpga verilog hdl vga artix-series-fpga

archity

129

asked Mar 25, 2017 at 12:37

0 votes

1 answer

127 views

Setting up ADS1216 to use IDAC

First has anyone used this chip ADS1216 and the IDAC feature on the chip? I have tried on many occasions to get the IDAC's to work on the ADS1216 and I'm not successful. I'm using an FPGA (artix-7 w/ ...

fpga adc vhdl vivado artix-series-fpga

hfbroady

77

asked Mar 20, 2017 at 16:52

1 vote

1 answer

2k views

How to use LVCMOS18 (1.8V I/O) on Artix 7 (Arty evaluation board)

I am using the ARTY 7 evaluation board from digilent which used the Artix-7 x35AT cpg324 packaging. Using one of the general purpose I/O banks i want to configure it for 1.8V configuration. (I am ...

artix-series-fpga

CanisMajoris

83

asked Mar 9, 2017 at 23:28

9 votes

1 answer

983 views

Is my FPGA out of routing resources?

I have a Serial-ATA Controller design working on almost any kind of Xilinx 7-series devices, except for the Artix-7 device, which gives me headaches... The pure design (SATA 6.0Gb/s, 150 MHz design ...

xilinx routing high-speed timing-analysis artix-series-fpga

Paebbels

3,797

asked Aug 30, 2016 at 23:55

0 votes

2 answers

912 views

Sending a divided clock through a non-dedicated clock pin?

I'm moderately new to FPGA's, and right now I'm working on code to interface with a DAC. I'm using this PMOD DAC , and a Nexys 4 DDR fpga. Right now, I'm connecting them through the JB PMOD header. ...

fpga clock error peripheral artix-series-fpga

qasddd

3

asked Aug 9, 2016 at 19:08

1 vote

1 answer

2k views

Impedance matching on FPGA IO

I have a few questions related to impedance matching when designing a PCB board for an FPGA. I am Using Artix-7 XC7A200T-1FBG 484C. If have read this http://www.xilinx.com/support/documentation/...

impedance-matching artix-series-fpga

Maheen

11

asked Jul 25, 2016 at 6:31

1 vote

0 answers

1k views

VHDL: pipeline with a for loop

Question moved to: https://codereview.stackexchange.com/questions/135868/vhdl-pipeline-with-a-for-loop I'm implementing an AXI4-Stream module. The module uses three DSP blocks (DSP49E1, UG479 - ...

fpga vhdl zynq artix-series-fpga

Marmoz

317

asked Jul 22, 2016 at 22:04

0 votes

1 answer

76 views

Vivado Artix-7 Ignoring my code

I'm new to this site so excuse me if my question is not normal or a bit silly. However I am having an odd situation where Vivado 2015.4 seems to be optimizing my code and removing parts of it which it ...

fpga vivado artix-series-fpga

K.Galea

1

asked Mar 1, 2016 at 18:02

4 votes

1 answer

585 views

Xilinx FPGA, error creating generated clock

I just got a Digilent Basys 3 board (Artix-7 FPGA) and I am trying to create a program to transmit data over the UART-USB connection. I wrote a module but when I tried to implement it I got a timing ...

fpga verilog xilinx artix-series-fpga

chasep255

505

asked Dec 24, 2015 at 14:23

1 vote

1 answer

2k views

Artix 7 Block RAM instantiation in Vivado 2015.2

Ok I'm trying to create a Block RAM instantiation in true dual port type. I have used the IP catalog and block memory generator in Vivado, which has given me a giant file that I now need to strip down ...

vhdl xilinx ram vivado artix-series-fpga

hfbroady

77

asked Dec 18, 2015 at 0:04

3 votes

1 answer

4k views

How to solve routing issues in Artix7?

I am working with Artix 7 (xc7a15tftg256). When the time of Run Implementation,shows the following error message: [Place 30-574] Poor placement for routing between an IO pin and BUFG. If this sub ...

vhdl xilinx vivado artix-series-fpga

kathir

31

asked May 7, 2015 at 3:49

0 votes

1 answer

2k views

Artix - 7 Voltage Specification I/O standard

I want to design a PCB for FPGA prototyping. Please help me understand if I need to supply these voltages and why? Vref Vrefp Vin These voltages are from the Artix-7 Datasheet. http://www.xilinx....

voltage fpga artix-series-fpga

Shawn Mathew Kailath

11

asked Mar 25, 2015 at 12:41

Questions tagged [artix-series-fpga]

Related Tags