Questions tagged [boolean-algebra]

In mathematics and mathematical logic, boolean algebra is the branch of algebra in which the values of the variables are the truth values true and false, usually denoted 1 and 0 respectively. Boolean algebra is used in the analysis and simplification of digital (logic) circuits

Filter by
Sorted by
Tagged with
0 votes
1 answer
27 views

Is it necessary to have all variables of a boolean expression in its POS or SOP form?

For example, if we have a boolean expression, anything like: X= A′ B + CD + (A+B)′ [ACD + (BE)′ ] We know this can be CD + A'. ...
Kushagra Agrawal's user avatar
3 votes
0 answers
68 views

Why does NOR need one more output to the multiplexor but NAND not in ALU?

Recently, I was learning "Computer Organization and Design: The Hardware/ Software Interface" riscv 2nd Edition by "David A. Patterson" In appendix A, A-37 shows the question in &...
zg c's user avatar
  • 81
0 votes
2 answers
74 views

How should I proceed with implementing a multiple sequence detector FSM?

I was given the following question: Design a finite state machine (FSM), with not more than 4 states, that will detect more than one number of 1’s in the previous 3 samples. For example - ...
Killjoy's user avatar
  • 111
1 vote
0 answers
57 views

How can I improve my ladder logic diagram of a vending machine?

I am trying to create a coffee and tea machine using a ladder logic diagram. There are small, medium, and large sizes. This is where I am now: Can you give me any ideas or corrections on how to ...
Maxim Kasnedelchev's user avatar
2 votes
3 answers
734 views

Electrical counterpart: Logical not

I'm building a circuit where I must receive a signal from a logical not. More specifically, I'm looking for a real-life electrical circuit element/component that provides power/signal on the output ...
nikola's user avatar
  • 45
0 votes
1 answer
104 views

How can I convert boolean algebra to logic gates?

I have a very large boolean algebra equation that I designed in Logic Friday, but it got too complicated for it to turn into gates. Note that I am a programmer, not an electrical engineer, so please ...
ShadowProgrammer's user avatar
0 votes
1 answer
54 views

How to express this logic circuit with output feedback as boolean expression?

Q1. How to express this circuit as boolean expression? It uses the output as input (feedback??) to part of the circuit. Is it a special type of circuit? Q2. How do I simplify it as Nand-only ...
bendtherules's user avatar
1 vote
1 answer
100 views

How do we get a -1 in a 1-bit ALU?

In the 1-bit ALU and the table that is shown below, as you can see, the output is -1 when F0 = 1, F1 = 1, ENA = 0, ENB = 0, INVA = 1, INC = 0. The table is taken from a book (Structured Computer ...
RK Eshat's user avatar
  • 121
0 votes
0 answers
30 views

Logism: Further reducing number of logic gates in a circuit

I have this circuit attached below that has an arbitrary behavior. I want to reduce the number of gates more if possible. I've taken its expression and passed it through multiple boolean expression ...
123Questions's user avatar
0 votes
2 answers
127 views

How do I simplify the two boolean expressions?

I have the two expressions that I have already simplified as much as possible: C̅D̅ ∨ A̅B̅D ∨ A̅BC̅ AB ∨ AC ∨ B̅C̅ However, I know that you can simplify both expressions even further per KV diagram: ...
Hector234's user avatar
0 votes
0 answers
42 views

My logisim simulation of a sequential circuit using T Flip-Flop is stuck at 1-1-1

I have an assignment that required us to draw a logic diagram of this sequence using T-flipflops: The state diagram: I obtained this Boolean algebra expression using a KMAP: ...
user avatar
1 vote
1 answer
184 views

Can the output of a logic gate be split to serve as input for other logic gates?

In the textbook picture, they use 5 NOT gates, repeatedly splitting the R input only to have it go into a different NOT gate. Are you allowed to put the input of R into a single NOT gate, and split ...
user334608's user avatar
0 votes
1 answer
34 views

Understanding OLD PEEL173 code

I have some code for a PEEL173 form the early 90's. I would like to understand the logic of this code, but I don't recognize this syntax. Question 1: Do you recognize the syntax of this language? What ...
CakeMaster's user avatar
0 votes
1 answer
60 views

Similarity in "carry and sum" and "difference and borrow"

i know carry and sum from all the sources i studied in YT (particularly KNOWLEDGE GATE) except neso academy that teaches using difference and borrow in same place as carry and sum Sources:- Knowledge ...
TAZER's user avatar
  • 3
-1 votes
1 answer
211 views

simplify Boolean function F(A, B, C, D) = ∑ m(0, 1, 3, 4, 5, 7,8,9 11, 13,14,15)

Hello just got stuck simplifying this boolean function using four variable K-Map. I have to simplify this boolean function in terms of sum of minterms. ...
CREATIVITY Unleashed's user avatar
0 votes
1 answer
123 views

Logic gate: electricity, voltage and meaning [duplicate]

I am confused by this kind of diagram (simplest, NOT gate): ------1------___Gate Here___-------0-------- Because my book tends to talk about electricity. So if I ...
Mah Neh's user avatar
  • 23
0 votes
1 answer
65 views

Transition table from state truth table

Assuming a simple binary state variable allocation can be made and that any unused states can be treated as don’t cares. How would I Design a corresponding transition table for this system including ...
Emoanimelovr's user avatar
-1 votes
1 answer
68 views

Need help determining CMOS circuits with logic function Y [closed]

I am trying to determine which of the CMOS circuits in the question below have the logic function Y, but I am having trouble understanding how to do so. I have tried looking at the circuits and ...
bittscoterie's user avatar
0 votes
0 answers
59 views

Is my simplified Boolean expression correct?

I'm trying to simplify the following Boolean expression: A'(B'C'D' + BC'D' + BCD) + A(BC'D + BC'D + BCD + BCD' + B'C'D) I've already made a few steps to simplify it, but I'm not sure if I'm on the ...
bittscoterie's user avatar
0 votes
1 answer
75 views

When given the maxterm of function, we can find its minterm of the function, which is also the complement of the maxterm,

When given the maxterm of function, we can find the minterm of the function, which is also the complement of the maxterm. When do we use one (maxterm) instead of the others (minterm/its complement)? ...
heitumo's user avatar
0 votes
1 answer
51 views

Duality Principle, but confused by the example

The dual of a Boolean expression can be obtained by interchanging sums and products; also interchanging 0 and 1. But the dual of xy̅ + 1 is (x' + y) · 0 ( I think) Or the dual is (x + y) · 0. Q: do ...
heitumo's user avatar
1 vote
1 answer
94 views

Need help understanding why I get the logic circuit wrong

Could someone care to explain why the logic circuit for this boolean expression doesn't look like this? When I select "build circuit," on Logisim, I get a different result:
bittscoterie's user avatar
1 vote
0 answers
57 views

Kmap and boolean equation for a function

F(A,B,C,D) = Σm(1, 2, 4, 6, 8, 10, 11, 13, 15) Here's my try of the kmap: Are my kmap and boolean equation correct for this function?
user326829's user avatar
1 vote
1 answer
209 views

How to convert SoP to NOR?

I have a logical expression: F = AB + AC + CB I know its equivalent expression via NOR: R = (A ⊽ B) ⊽ (A ⊽ C) ⊽ (C ⊽ B) It is assumed that the desired expression in NOR is unknown. I know De Morgan's ...
Andre's user avatar
  • 33
-1 votes
2 answers
57 views

Minimizing a Boolean Expression

From a 3 variable K-map I get the following expression: BC + B!C! *!=not I know that a + a!b = a, so does this mean that BC + B!C! = B + C?
Licentia's user avatar
1 vote
1 answer
191 views

About DEMUX/demultiplexer: can any Boolean function be realized with the help of demultiplexers?

I know that as we OR the outputs of a DEMUX we can get a function as the first screenshot which states that an OR gate generates the one-set of the function. But can any Boolean function be realized ...
RK Eshat's user avatar
  • 121
0 votes
2 answers
100 views

Where am I wrong here? I don't know why I can't get it

Question: BOOLEAN SIMPLIFICATION: Prove that F(w,x,y,z) = w’x’y’z’+w’xy’z’+ wx’y’z’+wx’y’z+ wx’yz’+w’xy’z’+ w’x’yz is equals to F(w,x,y,z) = y’z’ + wx’ My solution: F(w,x,y,z) = w’x’y’z’+w’xy’z’+ wx’y’...
Devil Blacklist's user avatar
2 votes
2 answers
130 views

Confusion in Duality Principle in Boolean Algebra

Maybe I have got some misconception while solving a problem. Lets a logic function, X=AB+A'C By applying duality principle, I can say that, X=(A+B)(A'+C) But I can't prove both are equal. I simplify ...
Swapnil MZS's user avatar
0 votes
1 answer
64 views

Implying a boolean function by using 5 NANDS only - How to implant "1" using nand?

Function: f(a,b,c,d) = b' + c' + ad + a'd' I used Karnaugh map (4x4). Received that the function is all squares except square number 7 (there it is 0). Which means: Now what is the problem? When I do ...
Ben Shaines's user avatar
1 vote
1 answer
204 views

For the 4x1 MUX shown below the Boolean Expression F(x,y,z) is [closed]

The output to a 4x1 MUX is : \$Y=S_1'S_0'I_0+S_1'S_0I_1+S_1S_0'I_2+S_1S_0I_3\$ My answer was : \$F=A_{1}'A_{2}'x+A_{1}'A_{2}x+A_{1}A_{2}'y+A_{1}A_{2}y' \Rightarrow xyz'+xyz+y'z\$ The correct answer is ...
Bruce Wayne's user avatar
-1 votes
1 answer
289 views

A three-input NAND gate is to be used as an inverter. Which one of the following measures will achieve better results?

The two inputs not used are kept open The two inputs not used are connected to ground (0 level) The two inputs not used are connected to logic supply (1 level) None of the above I get that we can ...
Bruce Wayne's user avatar
1 vote
1 answer
85 views

Show that specific functions are correct for a race-free Moore machine

Context: The goal here is to create a Latch that holds a state. We have two inputs x1, x2 and two outputs f1, f2. When (x1, x2) = (0, 1) or (x1, x2) = (1, 0) the outputs should be the same. When the ...
contrapunctus's user avatar
6 votes
1 answer
258 views

Minimizing logic expression for two-input NAND gate implementation

I have recently been struggling with this homework problem that is requiring minimization of a logic expression to be implemented using all NAND gates. The problem requires a very small number of NAND ...
armencm02's user avatar
0 votes
1 answer
29 views

Express state of overflow as function?

Making an ALU I want a signal that signals whenever an addition or subtraction changes the binary number from - to +. Each number u and v is 4-bits and therefore is marked by 0, 1, 2, 3 where 3 is the ...
contrapunctus's user avatar
0 votes
2 answers
175 views

Why do we even need an OR gate? [duplicate]

Question This might be a naive question but hear me out, can't we just connect the two wires in parallel to build an OR gate? Like this: simulate this circuit – Schematic created using ...
Sujal Singh's user avatar
1 vote
2 answers
100 views

What is the meaning of "adding out" in Boolean algebra?

I'm having a problem with what "adding out" means. I understand that for the three first products in the second step, in the expression "(X + Y')*Z", "*Z" is replaced by ...
Andrés Bonilla's user avatar
2 votes
1 answer
238 views

What does this function table mean?

This table, part of the SN74LS138 datasheet, explains how inputs relate to outputs: However, I'm no electrical engineer and I don't understand the bit I've circled in red which says \$\small\mathrm{\...
noughtnaut's user avatar
3 votes
1 answer
182 views

Intuition behind two laws of Boolean Algebra

All along I've learned that the Boolean Operator '.' works like AND and '+' works like OR. This pretty much explains most of the laws of Boolean Algebra; they make sense to me. However I don't quite ...
Ambica Govind's user avatar
1 vote
1 answer
122 views

What is this chip called? [closed]

I need a TTL chip 74 series, that takes in some amount of inputs and one enable bit. When the enable bit is high, the output is the same as the input. When the enable bit is low, the output is all low....
Max Zabarka's user avatar
0 votes
2 answers
338 views

Create a logic circuit only using AND & OR gates

yesterday I had an exam, in which I still don't know how to resolve the problem. The question of the exam was: Create a logic circuit with 4 inputs (A,B,C,D) using ONLY AND & OR with 2 INPUTS ...
zyzz777's user avatar
  • 27
0 votes
2 answers
60 views

Can circuit without memory give output depending on the order in which input pins were activated for non-commutative operations?

Going trough making small NAND based computer. I have two input pins zy (zero 16 bit Array y), ny (negate bitwise 16 bit Array y). Implementing each one separately or in connection is no problem but ...
Andrey Sergeev's user avatar
2 votes
1 answer
336 views

How to complete the truth table for a JK flip flop? And why?

I saw this question, but am unsure how to solve it. I have tried various approaches and get some of the answers correct, but never all of them...so my method is obviously wrong For example, what ...
RandomUser123's user avatar
0 votes
0 answers
315 views

Convert boolean expression to nand gate only. X = A'B'C+AB'C'+A'B'

I have already made a diagram. However, it won't match the truth table that I have made, which I got from the logic converter in multisim. Could you please help me out with where did I go wrong? Is it ...
trese's user avatar
  • 11
-1 votes
2 answers
347 views

How do you go from gate level to transistor level?

Is there a good method to go from circuit at gate level or truth table to transistor level, other than trial and error? I have an example here to illustate what I am asking. We have the function \$X=(...
Speedyspeedboy's user avatar
0 votes
1 answer
287 views

What is the maximum number of inputs to a logic gate that is being used in computing hardware these days?

I was referring to this question, but I had a confusion due to the concept of programmable logic devices. Image from UW page 7. Here the OR section can have up to 8 inputs to it. I'm confused about ...
lousycoder's user avatar
0 votes
1 answer
456 views

Confusion understanding a half adder implementation using 74153 MUX [closed]

As shown here, I have also highlighted the confusing part in the attached snapshot. In the last line of truth table, I know that sum is equal to XOR of two inputs, but here in the last line of the ...
DSP_CS's user avatar
  • 1,171
2 votes
0 answers
58 views

If two Boolean functions \$f_1\$ and \$f_2\$ have same truth table, does that means they have exactly same characteristic? can one f1 numerate to f2?

if \$f_1(x,y,z)=\neg xz+x\neg y+\neg xy\neg z+xy\neg z\$ determine if \$f_1\$ is symmetric and whether it is unate. What I thought is: \$f_1\$=¬xz+x¬y+y¬z, the truth table of \$f_1\$ has the same ...
gobears21's user avatar
1 vote
2 answers
2k views

5 Variable K-Map with Don't Cares

I stumbled upon this question and I tried doing it but my solution seemed very complicated and I wasn't sure if I grouped everything correctly or, if I did and wrote the correct expression, how to ...
leah's user avatar
  • 11
4 votes
1 answer
396 views

Line follower robot using only NAND gates

I'm stuck on this and would appreciate some pointers. So for class I have to figure out the logic for a line follower robot using at maximum 8 NAND gates (two 74HC00 Quad NAND ICs). The robot has ...
Talar's user avatar
  • 43
0 votes
1 answer
51 views

I know how to do it with K Maps but how to solve it without using them

Let X=X1X0 and Y=Y1Y0 be unsigned 2-bit numbers. The output function F = 1 if X is equal to or less than Y and F = 0 otherwise. Find the minimized expression for F?
Dr Patrick Bateman MD's user avatar

1
2 3 4 5
10