Stack Exchange Network

Stack Exchange network consists of 175 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange

Questions tagged [buffer]

A circuit or sub-circuit that as accurately as possible preserves the voltage characteristics of a signal while providing additional current. Typically used in situations where a circuit cannot drive the load that is presented to it.

0
votes
1answer
62 views

Limitations of sound card oscilloscope

I’m supposed to build a buffer circuit for pc oscilloscope using the sound card of the pc and a software “zelscope”; however there’re limitations: Not possible to display DC because there’s a DC ...
14
votes
3answers
1k views

Why are BJTs common in output stages of power amplifiers?

From my understanding, the role of the output stage is to decrease the output impedance to almost 0. For that, MOSFETs seem better suited since they've got way lower \$R_{ds}\$. Yet I see quite often ...
1
vote
0answers
63 views

Does a Microcontroller act as a Capacitive load or resistive?

I'm designing a unity gain buffer (IC MCP6002) and in the datasheet, it says that a small series resistor is required at the output, if the load is capacitive and is >100pF. The input of the buffer ...
0
votes
0answers
56 views

How the oscilloscope input voltage rating is independent from attenuator setting

Since I'm taking part in a quite interesting educational project that incorporates the design and testing of the analog front-end of a relatively high speed ADC (up to 200 MSps) I've been studying the ...
4
votes
1answer
1k views

When do you need buffers/drivers on buses in a microprocessor design?

I was browsing Microprocessor Interfacing Techniques and found this pharagraph: The microprocessor's buses must connect to every memory and peripheral input-output chip in a system. All MOS ...
0
votes
1answer
38 views

Does a FIFO data buffer need to have the data be registered?

I'm trying to implement a 64 bit FIFO Data Buffer in Verilog. My design allows for data to be written at 4 bytes or 1 byte at a time, and I'm simply using two multiplexers with control signals for ...
2
votes
3answers
172 views

What is the purpose of a resistor in parallel with a buffer gate?

I am trying to build and understand the following circuit, it is an interface to load programs to a Commodore-64 using a mobile or mp3 player: Can you please tell me what is the role of R5? Any ...
1
vote
1answer
47 views

How to properly terminate this circuit

I have a 50 ohm BNC cable which connects to a coaxial connector on a PCB. I want to invert the signal from the cable with an op amp. If I use the top circuit from the image, will the cable be ...
0
votes
0answers
39 views

Choosing Common Logic Level HF Buffer

I need help in choosing a common logic level buffer for a 555 timer output that will vary in frequency. I'd like to use n-channel/p-channel MOSFETs though I'm also open to cheap IC buffers. ...
-2
votes
1answer
46 views

Need to know the binary lower bit change impact in circuit

for example if i need 99 decimal number need on output, and ima giving binary digit of 01100011 in Nexperia part and iam replacing that part with Texas part, what is the effect on the circuit can u ...
3
votes
2answers
757 views

Odd 74HCT1G125 behaviour

I am using a 74HCT1G125 buffer as an '5 V output driver', but, in some cases it has a 12 V, low impedance source presented at its output pin (but in these cases its enable is false, i.e the ...
0
votes
1answer
33 views

Sharing a HD44870 display between multiple controllers

I have an existing third party system that has a HD44870 compatible display used for output. This third party system cannot be changed (for a variety of reasons), and I need to retrofit a device to ...
0
votes
5answers
130 views

Why do you use a buffer when the whole point of op amp is to amplify signal?

This might sound like a dumb question but I just learned about buffers and learned that they have same Vin and Vout from the amplifier providing nearly identical Voltage source value to the next op ...
3
votes
2answers
62 views

What does the condition “f=100Hz” mean for the Gain Bandwidth Product?

In the LT6003 datasheet you can find the following information: How do I read the Gain Bandwidth Product? I mean there is a typical bandwidth of 2kHz under the condition of f=100Hz and I'm not sure ...
0
votes
0answers
51 views

Buffered Voltage Divider VS Differential(Subtractor) Opamp

I'm trying to understand which one of these circuits is the best choice for measuring 400VDC signal using a microcontroller . But at first look circuit number 1 makes more sense since it is giving the ...
0
votes
0answers
30 views

Design sequential circuit with 3 state buffer

I asked to design a sequential circuit with 3 state buffer so when : Load = 1 -> put data into output Load = 0 -> don't change output Here is my design: But question said also use other gates. Is ...
11
votes
2answers
2k views

This op-amp buffer is oscillating and I can't figure out why

Currently, this is the only assembled part on the circuit board. This is a simple inverting buffer circuit that should be at the input. The op-amp (LTC6241HV) is powered +/-5V from a linear bench ...
3
votes
1answer
142 views

Enhancing the bass response of an audio isolation transformer

Below is a simple buffer circuit using an isolation transformer : The green trace is the output of the transformer and the blue trace is the input signal (20hz to 20Khz sine wave). As you can see the ...
3
votes
2answers
186 views

Noise and flickering first LED (APA 102)

I'm designing a circuit board to distribute power and data to 8 APA102 strips using a Teensy 3.2. While the first version of my board mostly works, I'm having some issues I'd like to solve for a ...
0
votes
1answer
43 views

2-wire analog buffers

How do these 2-wire analog buffers work? The one on the left is driving a current sink and the negative supply is hooked up to the output. The one on the right is a current source driver and the ...
0
votes
0answers
36 views

Buffer requirements for S/H circuits

I am trying to solve question 11.10 which is taken from 2001 GATE IN paper. So I think the answer is (a) because the input buffer which faces the analog input needs a higher slew rate in order to ...
1
vote
1answer
69 views

Buffer with TL084CN and resistors

simulate this circuit – Schematic created using CircuitLab There are two buffers made with the TL084CN, which is part of the conditioning of an LTS25-P transformer. Currently, I have put a ...
0
votes
3answers
190 views

Converting 3.3V signal to 5V with tri-state

I need to buffer and tri-state a 3.3V 8 bit signal, and shift the output to 5V (when the buffer is not in tri-state). I am using a CD54HC373 buffer and 2 BOB-12009 logic level converters, but I can't ...
0
votes
1answer
62 views

Purpose of Buffers in this Circuit

The schematic below is an H-bridge , the high and low mosfets are internal to the two ICs on the right side, their datasheet is here. What is the purpose of the part on the left, which I googled to be ...
0
votes
1answer
50 views

How to interface SN74 buffer with microcontroller into another data bus

I am hoping to interface a 3.3V ARM M4 microcontroller into an already established 5V data bus, and have it respond to interrupts to either read data from the bus or write data to the bus. The data ...
0
votes
1answer
45 views

Is a buffer required for this gas flow sensor to ADC connection?

I'm designing part of an application that will consist of an Omron D6F-P0010A1 MEMS flow sensor. The analog output of the sensor will be connected to a TI ADS1114 ADC. I'm trying to figure out from ...
0
votes
1answer
163 views

Buffer OPAMP feedback resistor

I am using an LT1630 as a buffer... I know its not the greatest OPAMP for the job because it has fairly Hi input current, but It has good DC characteristic, HI current drive, and rail to rail ...
0
votes
1answer
216 views

Buffer gate purpose?

If you use a buffer gate as separate power source where does that extra current come from??? They are drawn as single input and single output. Is there always assumed that there is another power ...
0
votes
1answer
728 views

FIFO Buffer (Circular/ring buffer) for packet storage

I am developing a simple radio transmission network using B-L072Z-LRWAN1 boards. The network structure is formed by: One board acting as a gateway (where data is received). Multiple boards acting as ...
0
votes
2answers
113 views

What does this RC network do in this audio transformer output stage?

This is a relatively well known ABY circuit available on the internet. CLICK HERE, REMOVED IMAGE FOR COPYRIGHT REASONS I have two questions about this circuit : 1) What does the RC network (in the ...
1
vote
1answer
55 views

Buffering the input to a passive RC integrator used to measure magnetic flux density

Note: this is part of a larger question which I was asked to separate into subquestions. Other subquestions: 1 and 2 I'm using the method outlined here to measure the induced magnetic flux density in ...
0
votes
1answer
314 views

How to design a high impedance buffer circuit?

How can I design a buffer circuit that takes an input of +/- 10V and scales it down to a 0V to 5V. The idea is to design a circuit that is microcontroller compatible (can be read by an analog-in pin ...
0
votes
0answers
62 views

How can I reduce loading effect in dc common drain source follower?

I want to make a dc voltage buffer using an nmos source follower. I found that by making Rs as large as possible or even open, Vs= Vgs-Vth. I verified it using multisim. The problem is it suffers from ...
2
votes
5answers
287 views

Does the Sallen-key filter require a buffer for low power applications?

I am designing a circuit which takes an 3uV at 10-10kHz input that filters, applies gain and integrates the analogue signal. I'm thinking of using the circuit below for the topology using two stages ...
0
votes
0answers
45 views

MCP4922 buffer feature

I'm using the MCP4922 as a dac with some different python programs. I am using this python package which has a setVoltage_buffered(channel, value) command. To quote ...
2
votes
2answers
451 views

FPGA double buffer strategy

I am working on a FPGA project where a host CPU writes a 10,240 x 16-bit look up table into FPGA logic. To implement this, I've utilized on-chip memory to store the values and read them out when ready....
1
vote
2answers
65 views

Different logic levels on single input

I have a circuit that has about a 1V input that gets boosted to 3.3V. To enable the boost converter IC, a switch is pressed which causes the enable signal [EN] of the converter to go high (and stay ...
0
votes
1answer
122 views

Issues with coupling a buffer to an optocoupler

The buffer below between the input and the opto works fine itself, but Im having problem when Im interfacing it with 4n32 on the right. (Frequency of the hardware-trigger will be around 40Hz pulse ...
0
votes
1answer
1k views

How to implement 8x1 multiplexer using 3x8 decoder and 3-state buffer

Suppose that AB and CD are 2-bit unsigned binary numbers (a) Find the truth table for the function F with 4 inputs A, B, C, D to satisfy the following condition if AB >= CD, then F = 1, otherwise F =...
1
vote
0answers
57 views

Estimating actual capacitance for aluminum electrolytic capacitor in buffer application

Application: In a capacitor power buffer application it is preferable to have higher voltage over the capacitors to increase the energy density, as the energy E in a capacitor is given by $$E = \frac{...
15
votes
3answers
5k views

What is the purpose of an AND gate with the same signal on both inputs?

If this is a buffer, why use an AND gate, aside from better availability of that gate in a single package? This is on an Analog Devices SHARC eval board.
0
votes
3answers
100 views

Sampling one signal with two separate ADCs at different rates?

I have a system where I need to pieces of information from a single analog signal. The first is a time-average of the signal, over the course of around 0.25 seconds. The second is a detailed breakdown ...
0
votes
2answers
306 views

Efficient size of FIFO buffer for UART

I am designing a software for a microcontroller that transmits and receive data from various UARTs in a loop every 15ms. I am using UART interrupts to send and receive data. UART interrupt copy bytes ...
0
votes
2answers
215 views

Using a capacitor to buffer power to eMMC

Sorry in advance for what may be an elementary question. I'm designing a circuit to provide a few hundred milliseconds of backup power to an eMMC module in case of power loss. This is to provide the ...
0
votes
1answer
241 views

Why CCVS feedback amplifiers are popular as RF buffers

I've been attempting to build a VCO recently (around 50Mhz) and I've reached the part where I need a solid buffer for my oscillator. Looking around at various options I can't help noticing that many ...
1
vote
1answer
103 views

Switching analog and digital inputs to uP

I have a microcontroller, which requires that no signals are connected to its input ports during startup. There is a control signal SYS_RESET, that should first rise, before any input is connected to ...
-2
votes
1answer
47 views

Current to voltage converter and voltage follower

I am designing a current to voltage converter for my sensing device. followed by a voltage follower or a buffer. by varying vcc, so that i can achieve sensitivity of my circuit. do i need to have same ...
0
votes
1answer
380 views

A simple buffer for a piezoelectric pickup to mixer connection

so my question is pretty straightforward: what are the ways in which this circuit is likely to fail, and how can I protect against that? I play music (mandolin and viola) and my instruments have ...
0
votes
1answer
66 views

i2s sginals and noise when connecting a 10cm cable

I have a board that outputs an i2s signal (mclk at 49Mhz) using normal fliflops at output. Works perfectly when connected with short connections. If I try connecting a cable at 10cm or more, I have ...
1
vote
0answers
456 views

Interfacing LVDS to 1.2V IO Bank (e.g. POD12 or SSTL12)

I am currently working with an Arria 10 device (specifically a ReflexCES A10 SoM Indus module). The GPIO pins of the device are split into IO banks with specific VCCIO voltages controlling the banks. ...