Skip to main content

Questions tagged [cascode]

Anything related to cascode amplifier circuits. A cascode (not to be confounded with *cascade*) circuit is a two-stage direct-coupling amplifier topology using two amplifying elements (usually two BJTs or two FETs).

Filter by
Sorted by
Tagged with
1 vote
0 answers
79 views

Telescopic cascode amplifier design

I was following a tutorial from youtube and learning about double ended telescopic cascode 2 stage amplifiers. I was curious to know how to modify this circuit to get single ended zwo stage telescopic ...
Rohit Rajput's user avatar
-1 votes
0 answers
82 views

Designing a single ended Operational Transconductance

I am working on designing a single-ended Operational Transconductance Amplifier (OTA) with the following specifications in 180nm technology using LTspice: DC Gain: > 65 dB Unity Gain Bandwidth: >...
Prabhjit Singh's user avatar
4 votes
1 answer
99 views

THD of cascode emitter follower

I read an article about how the linearity of an emitter follower can be improved using a cascode configuration. Here is the article: https://www.passlabs.com/technical_article/cascode-amp-design/ For ...
CircuitMan's user avatar
0 votes
0 answers
69 views

Cascode transistor small signal analysis

I could not find a similar question on stack exchange and I need pretty urgent help. I am confused about how to represent this circuit using small signal model for the transistors. Particularly R2, ...
cr1tical1's user avatar
1 vote
2 answers
99 views

Best Technique to Find 'The' BJT For Your Circuit?

I'm working on a small high voltage cascode stack class A amplifier. The bandwidth is primarily limited by BJT capacitance. I have a working prototype, as well as a well defined LTSpice simulation. My ...
MadHatter's user avatar
  • 3,586
3 votes
1 answer
183 views

Why is my "common gate amplifier" introducing a zero when it shouldn't be introducing one as per theory?

I am trying to simulate a cascode circuit followed by a source follower in LTSpice and observe its frequency response. I added a 100GH inductor to serve as negative feedback only for DC, i.e., the ...
user411405's user avatar
1 vote
0 answers
53 views

Simple cascode biasing problem in an electronic circuit

use variable (𝐼_𝑅𝐸𝐹, 𝑉_𝑇𝐻,𝑉_𝐺𝑆) to express the range Assume that all 4*(W/L)1= (W/L)2= (W/L)3= (W/L)4= (W/L)5= (W/L)6 All TRs are under saturation region Assume that M2 is under subthreshold ...
mouin's user avatar
  • 31
0 votes
1 answer
59 views

Output current increase in a cascode current mirror

I have been studying a cascode current mirror for an electronics class, that follows this configuration: As I increase the output voltage Vd4, for most of the sweep the behavior is as expected, but ...
Francisco Rosa's user avatar
1 vote
2 answers
208 views

cascode NMOS (virtuoso)

I have run across a problem. When I was trying to design a cascode amplifier that was gain>=10V I have succeeded to make it. The rout in gm/Id method is 1.58M ohms. When I typed the width and ...
jsdklfsldn's user avatar
1 vote
0 answers
93 views

Instrumentation amplifier using folded cascode op-amp is not working

I made the sizing for a folded cascode operational amplifier, which is working well, however when I am trying to implement an instrumentation amplifier in LTspice using the blocks, it does not amplify ...
tgarmp's user avatar
  • 33
1 vote
1 answer
87 views

How a cascode GaN can have a low Rds(on)?

GaN power device are said to have a lower Rds(ON) than Si MOSFET and according to the picture below there is no doubt about it. Source: IEMN Nevertheless as GaN power devices are particular devices, ...
Jess's user avatar
  • 2,610
0 votes
1 answer
104 views

Floating Nodes in PSpice

Hello I am designing a folded cascode amplifier with only long channel devices. I believe I have set up the schematic correctly but I am getting the following errors: ERROR(ORPSIM-15142): Node VB1 is ...
bronco0821's user avatar
2 votes
2 answers
764 views

Folded Cascode op-amp bias point

Below is a minimalistic schematic of a folded cascode op-amp input stage. The node Bias is usually drawn like a fixed voltage, which consequently makes the drain ...
tobalt's user avatar
  • 23.4k
2 votes
0 answers
120 views

Wide Swing PMOS Cascode Biasing

I would like to know if someone has designed a wide swing PMOS cascode biasing circuit (as attached in the picture) in 16nm FinFET, especially for IO devices having 1.8V supply. I see that ...
Daffodil's user avatar
2 votes
1 answer
212 views

Why isn't my current mirror reflecting 500uA on each side?

I'm designing a telescopic cascode with a tail current source of 1mA. I had set my VDD to be 2V and all of the mosfets in the schematic seem to be saturated but the current reflected by the current ...
snowball's user avatar
  • 265
5 votes
1 answer
1k views

How does one set the Q-point for a JFET cascode amplifier, and what are the correct "Idss" requirements for cascoded JFETs?

I am trying to teach myself electronics, and am currently attempting to learn about cascodes with the intent of building an RF amplifier that will amplify a microvolt signal up to line level with ...
normal chemist's user avatar
0 votes
0 answers
92 views

Amplitude shift keying using NMOS cascode transistor configuration

. I am using 50 MHz as a carrier signal and a pulse signal as the data signal. Unfortunately, I could not get my desired modulated ASK signal. I am using ADS software. Kindly guide me on how to do it. ...
Naqeeb Ullah's user avatar
0 votes
1 answer
150 views

Cascode amplifier does not provide gain properly

I'm trying to build a Cascode amplifier on ads but I think I have a problem with my tank oscilator. Here's the complete circuit The inductor is an air-core inductor from coilcraft and the transistor ...
Gevezo's user avatar
  • 113
4 votes
1 answer
537 views

Role of input capacitance for cascode-input op-amp

In the below schematic of a cascode-input op-amp, the input transistors M1 and M2 present no capacitive load to the input signals, because their gate-source and gate-drain voltages are stabilized. The ...
tobalt's user avatar
  • 23.4k
6 votes
1 answer
182 views

Is this cascoded opamp structure unstable by design (LTspice)?

I am playing with a cascode op-amp design and I have problems judging its stability (schematic at the end of the post). When I judge the DC or AC analyses, it all looks good. No peaking and good phase ...
tobalt's user avatar
  • 23.4k
1 vote
0 answers
79 views

Cascoded op-amp: What practically limits CMRR and input impedance?

I am interested to better understand the practical limitations to input impedance and common-mode rejection ratio in cascoded op-amp structures. I already simulated quite a bit, but I am running into ...
tobalt's user avatar
  • 23.4k
1 vote
1 answer
500 views

Cascode: Which device goes into triode region first?

In the above cascode network, which device goes into triode region first, if the supply gradually decreases? Framing the question other way round, if the supply gradually increases from 0V, which ...
beta_me me_beta's user avatar
2 votes
1 answer
4k views

What is folded cascode? [duplicate]

What is a folded Cascode? I know what cascode topology is - but I cannot find good information about folded cascode? What is the difference?
MichaelW's user avatar
  • 584
0 votes
1 answer
498 views

Finding the gain expression for this CMOS operational transconductance amplifier

So here's the circuit: I think M2 is a common source amplifier and M4 a common gate amplifier, so they form a cascode amplifier where the gain is given by : Av = -gm2 * r0, r0 is the impedance at the ...
Scipio's user avatar
  • 803
1 vote
2 answers
115 views

Advice to calculate the transfer function of circuits

I'm a bit confused, to get the transfer function, what's the approach to work out in the cascade arranges like these? I know it should be done using superposition, but passing R2 and cR3 I got lost ...
avelardo's user avatar
  • 495
3 votes
1 answer
1k views

Cascode BJT amplifier DC analysis assumption

simulate this circuit – Schematic created using CircuitLab I am working on the DC analysis of a cascode amplifier. If I assume base current is negligible I get the following equations: From ...
Alema416's user avatar
  • 117
0 votes
2 answers
604 views

Voltage gain of PMOS differential telescopic cascode amplifier

I need help in understanding the function of the PMOS differential telescopic cascode amplifier. For the NMOS counterpart, we are calculating the voltage gain as $$-g_{m1}{(g_{m3}r_{o1}+1)r_{o1} + r_{...
Azure Here's user avatar
-1 votes
1 answer
406 views

Help Needed with LTSpice Multistage Cascode Simulation

I'm using this online calculator to get -50 gain for a cascode amplifier: https://www.daycounter.com/Calculators/Cascode/BJT-Cascode-Calculator.phtml However, I failed to duplicate the value in ...
Kira Yamato's user avatar
2 votes
1 answer
523 views

Audio Amplifier With MOSFET

I am working on a new project that seeks to implement a three-stage audio amplifier. One of my stages consists of a CASCODE circuit using the BF998 NMOS transistor. For this stage I am struggling to ...
Breno Amin's user avatar
1 vote
2 answers
329 views

Controllable rising edge shifting circuit using CMOS

I am building a circuit using CMOS transistors (350n technology) in which I have to delay the rising edge of a pulse, but not the falling edge. The circuit I made is the following : And here is the ...
Théo's user avatar
  • 13
1 vote
0 answers
477 views

Designing a BJT cascode amplifier for decent gain and bandwidth

For my university course assignment I have to design a BJT amplifier using a Cascode stage with the following specifications using LTSpice. Only Vcc=3.3V and ground rails are available as well as a ...
Eversid's user avatar
  • 11
2 votes
1 answer
440 views

Design a cascode amplifier using suitable topology to meet the specifications (by varying W/L ratio) . VDD is 3.3 V

CONDITIONS: Output swing has to be at-least 80% of VDD (> 2.64 V in this case). Power supply rails available are VDD and ground only. Only one current source can be used in the design; IREF = 50 ...
Manan01's user avatar
  • 19
2 votes
0 answers
3k views

Low-voltage cascode current mirror biasing circuit

On the left is a low voltage cascode current mirror and on the right is a circuit whose left branch generates \$V_b\$ for the mirror. Razavi (Design of Analog CMOS Integrated Circuits 2nd edition, ...
Halleff's user avatar
  • 705
0 votes
0 answers
266 views

Modulator design in ADS

hello everyone editing my previous post, i have biased my circuit now i want to run it for s-parameters simulation but when i attach term port it is giving a negative S(1,1).. any help would be ...
osama afzal's user avatar
0 votes
0 answers
483 views

Difference between MOSFET cascode and MOSFET in series

When using two MOSFETs in the cascode configuration the output resistance is approximated as gm × ro1 × ro2 where gm is the transconductance of the top device, ro1 the drain source resistance of the ...
Chappy's user avatar
  • 101
0 votes
0 answers
242 views

PMOS Cascode (Virtuoso)

I have been given an assignment in which I have to implement a common source PMOS cascode (2 PMOS's above Vout, with upper one having the input voltage, and 2 NMOS's below Vout) using Cadence Virtuoso....
Projkt88's user avatar
0 votes
0 answers
235 views

Find i/o pole of the cascade (BJT)

I have to obtain the pole of this circuit and the conversion function, but I can not do it . How many poles does this circuit have? And what are their relationships according to the arrangement of ...
Navid Javid's user avatar
0 votes
1 answer
67 views

Equivalent resistance problem on cascode mirror circuit

I'm trying to analyze the cascode mirror, specifically its sensitivity to VCC variations. Before facing with complicated calculations with the equivalent circuit, the tutorial (I'm following) ...
barrow's user avatar
  • 163
-1 votes
1 answer
106 views

How can I do a buffer to those circuit?

I need to project a amplifier with 3 stages. First, a differencial pair with active load and current mirror. Second, a cascode and third, a buffer. I'm using BC547(npn) for differencial pair and ...
Victor Coutinho's user avatar
0 votes
1 answer
810 views

Definition of cascode?

What is the exact definition of cascode stage? And can we regard this circuit as cascode?
Ashe's user avatar
  • 15
-1 votes
1 answer
174 views

MOSFET cascode current

I have the following circuit: I have two questions: Is it possible to implement this circuit with non-matched MOSFET transistors? How can I calculate the resistance to connect both in I_in and I_out?...
eletronick's user avatar
1 vote
2 answers
543 views

Questions about cascode current mirror with MOSFETs

I have some queries related to this circuit: Is there any way where we can implement it with non-matched MOS transistors? If not, how do you calculate the I_output and I_ref relationship? I am ...
eletronick's user avatar
1 vote
2 answers
281 views

Question about cascode amplifier problem

The Rout in the circuit below is stated by my textbook to be Rout = [1 + gm2(r01||rπ2)]r02 + r01. However, I thought the equation for Rout was Rout = [1 + gm2(r01||rπ2)]r02 + (r01||rπ2) for a cascode ...
Jimmy Vailer's user avatar
0 votes
2 answers
1k views

MOS Cascode - Shielding Property

I have some doubts trying to understand the "shielding" property of a cascode device. I understand that a cascode provides a higher output resistance which can help to increase gain. However,...
AlfroJang80's user avatar
  • 3,235
4 votes
3 answers
3k views

Cascode vs Folded-Cascode

I'm having a hard time understanding what the real benefit of a folded-cascode is over a simple cascode: Also, one more question, is there any significance of there being a low-impedance node (source ...
AlfroJang80's user avatar
  • 3,235
0 votes
0 answers
196 views

Signal clipping in cascade transistor amplifiers

The two-layer voltage amplifier circuit can transfer a signal of up to Vi = 50 mV to the output without clipping.and 1st stages gain Av1=-6.41 . +15 volt is ...
Electronx's user avatar
  • 772
0 votes
0 answers
42 views

Cascode Datasheet Capacitances

Cascode devices used in power systems are assigned values for Ciss, Coss and Crss in the datasheet, for example the UF3C120150K4S ( https://unitedsic.com/datasheets/DS_UF3C120150K4S.pdf ) What does ...
scouseydaniel's user avatar
2 votes
4 answers
5k views

How does JFET cascode amplifier reduce input capacitance?

I read that a JFET cascode amplifier has a reduced input capacitance thus lowering the Miller capacitance and will obtain wider bandwidth. In order to obtain lower Miller cap, the voltage gain must ...
hontou_'s user avatar
  • 1,074
1 vote
2 answers
1k views

Mid-band magnitude gain of a Cascode Amplifier

Looking to do some theoretical analysis on a Cascode Amplifier and compare it to a simulated model. Please see the circuit schematic below followed by the bode plot developed in the simulation ...
Brandon Kellett's user avatar
0 votes
0 answers
481 views

Why cascode is not used often as a power switch

Say, we are building a synchronous buck and we have some beefy 600V 10A MOSFET, but it is not really suited for high frequency application - we need to be aware of dv/dt limits and it is hard to ...
Sergio's user avatar
  • 340