Stack Exchange Network

Stack Exchange network consists of 174 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange

Questions tagged [clock-gating]

The tag has no usage guidance.

1
vote
1answer
28 views

Clock gating decreasing area

I read in the lecture slides to a VLSI course that clock gating also can lead to a decreased chip area size. In my understanding, clock gating decreases the chip size as this technique requires an ...
2
votes
2answers
399 views

Correct terminology for 'clock' that doesn't oscillate?

What would be the correct term for a clock input that isn't made to oscillate per se? In an attempt to only allow input A to have any effect on a circuit at a chosen time, one could AND it with ...
1
vote
1answer
50 views

Is a good practice assigning clk to a signal before component instanciation in FPGAs?

I am working with VHDL for Xilinx FPGAs and I am trying to create some hierarchical components. When instantiating a component B inside another component A, what clk is expected to pass to the ...
0
votes
0answers
33 views

CPU idle mode to deep sleep mode transition overhead

I wanted to know for modern processors, what are the typical amounts of switching energy overhead and switching time overhead, to switch from CPU idle mode to deep sleep and back from deep sleep mode ...
1
vote
1answer
125 views

Will BUFGCE get optimized to FDCE ?

For a simple logic implementation of clock gating I used BUFGCE. When went through the schematics I noticed logic is implemented using FDCEs. But CE of FDCE are not used. My question is why BUFGCE ...