Questions tagged [clock-gating]
The clock-gating tag has no usage guidance.
2
questions with no upvoted or accepted answers
1
vote
0
answers
388
views
Why AND-Latch based clock gate (ICG cell) is not reliable only when driving negative edge triggered FFs?
I'm reading the paper "A Novel Glitch-Free Integrated Clock Gating Cell for High Reliability"
https://ieeexplore.ieee.org/document/8702507
It says that with AND-Latch based ICG there could ...
1
vote
1
answer
340
views
Glitches in clock gating cell
how exactly does glitch happen for rising-edge and falling-edge ICG ?
Why for the top version of rising-edge ICG, there is no X at the MSB of the latch output ?
Note: TE signal is asynchronous to CLK,...