Questions tagged [clock-recovery]

Questions relating the recovery of timing information in serial communications.

Filter by
Sorted by
Tagged with
0 votes
0 answers
21 views

MIPI C-PHY clock recovery for test system

Fellow MIPI-heads, If you were tasked with creating a test rig for MIPI C-PHY, how would you go about making a roll-your-own clock recovery system? There's several parts to this problem: reliable and ...
user avatar
  • 40.6k
0 votes
1 answer
48 views

Clock data recovery waveform

I've read that a CDR block recovers clock from the data stream. Clock Data Recovery Can someone show me a waveform on how its done? Like the carrier wave and modulation wave in FM and AM techniques, ...
user avatar
  • 2,448
0 votes
1 answer
56 views

Modelling digital DLL for CDR for simulation/modelling purposes only

I have done a Verilog module for clock and data recovery (CDR) using DLL ( this is for simulation purposes only) I used Modelsim for simulation. In the transmitter (Tx), I only have a (clock that has ...
user avatar
  • 11
-1 votes
1 answer
60 views

How do I know when I have to use clock domain crossing? [closed]

What is the reason behind clock domain crossing? When do I use it? Do I use it only when I am transferring data from one CLK to another?
user avatar
2 votes
2 answers
337 views

What kind of PLL is used to recover the clock from E.G. USB 2.0 data stream

I would like to create a communication protocol to connect two FPGAs. I would like it to be fairly fast, (a couple of 100s of Mbps) but only use a single differential pair. This kind of thing is ...
user avatar
  • 26.3k
0 votes
1 answer
127 views

Disadvantages of DLL clock generators compared to PLL

I've been learning from many publications that DLLs offer various advantages over PLLs, such as low-jitter performance and fast locking. So, recently, DLLs have been used for local clock generation in ...
user avatar
0 votes
0 answers
60 views

Bit banging synchronous serial protocol on SAME70

I am trying to implement synchronous Serial protocol with SAME70 using board SAME70-XPLD. For that I need to generate clock of 2MHz. For that I am using TC module running at MCK/8 = 18.75MHz (MCK set ...
user avatar
  • 131
2 votes
1 answer
50 views

SyncE over wireless?

Doesn't look like "Synchronous Ethernet" exist over wireless like it does on wired. Is there any technical reason for it not existing? On wired, Synchronous Ethernet transfers a 125 MHz master clock ...
user avatar
1 vote
3 answers
82 views

crystal oscillator as backup (or with sync)

I have a device that generates a 49.152MHz frequency, but depending on its status it can cut it off from time to time. This frequency synchronizes my MCU's audio devices, but it must never be stopped. ...
user avatar
0 votes
1 answer
756 views

Ethernet PHY clock and sync

I have a general question about reference clocks for ethernet PHYs. The PHYs I have seen so far require an external clock source like a xtal or other singleended clock (in addition to the clk lines ...
user avatar
  • 3
-1 votes
1 answer
137 views

Could someone explain what is clock data recovery?

I have read that clock data recovery is essential for decoding signals, for instance decoding output of rotary encoders But I don't know how it helps to decode signals. Any hint or reference would ...
user avatar
  • 382
4 votes
4 answers
798 views

In clock recovery, how is the recovered clock used to recover data?

I've been refreshing my memory on clock recovery, and I've hit some issues trying to understand how the recovered clock can be practically used to latch data bits from the input data stream. For ...
user avatar
  • 464
4 votes
1 answer
1k views

Displayport clock recovery

The displayport protocol runs at a fixed frequency of either 1.62GHz, 2.7GHz, or 5.4GHz. The pixel stream (strm_clk) it carries runs at an arbitrary frequency and is likely to be asynchronous to the ...
user avatar
  • 41
6 votes
4 answers
1k views

Reconstructing Clock for Serial Signal

Suppose that I have a serial signal (example below), which is transmitted without an accompanying clock signal, I would like find a circuit (using discrete components / ICs, possibly an FPGA, but not ...
user avatar
  • 1,280