Questions tagged [clock-speed]

Anything related to clock signal frequency (a.k.a. clock speed) issues in digital systems.

Filter by
Sorted by
Tagged with
0 votes
2 answers
32 views

SCLK : 50 [MHz] Rising Edge vs 25 [MHz] Dual Edge : Tradeoffs

TI manufacturers two near-identical drivers for matrixed LEDs, LP5890 and TLC6983. I was only able to determine the following ...
kando's user avatar
  • 291
0 votes
0 answers
42 views

Reliability issues with si5351 when generating two clocks with a phase difference of 90 degree

I am trying to generate two clocks of X-MHz each, X being a value ranging from 5 to 100. I chose si5351 chip for this as a breakout board was easily available from Adafruit. I used attached code to ...
Ravi's user avatar
  • 9
1 vote
1 answer
59 views

Trigger (Flip-flop) with under 3 ns delay?

I want to make nanosecond clock timer as a 64-bit counter. There is a scheme (4-bit): I am trying to find JK-trigger, or other, that can work with 300 Mhz clock speed, at least, i.e. 3.3 ns at most, ...
Stdugnd4ikbd's user avatar
1 vote
0 answers
44 views

How to determine the rise time to treat if the signal as a transmission line?

I know that If the length of the track is between 1/6 or 1/4 of the effective length of a feature like an edge a system can be regarded as lumped. BUT A a lot of times, the rise time cannot be taken ...
Knowledge's user avatar
  • 391
27 votes
10 answers
5k views

How can you achieve decent clock accuracy in microcontrollers (e.g., max 1 second drift in a year)? How do digital watch manufacturers accomplish it?

I am learning with microcontrollers (mostly PIC16/18 and AVR) for some time, making various experimental projects. One of things that I found surprisingly challenging is maintaining decent clock ...
Petr's user avatar
  • 487
-2 votes
2 answers
287 views

Need help understanding the concept of "power wall"

I am currently studying computer architecture and I am having some trouble understanding the concept of the "power wall". I came across the following statement: The term power wall ...
bittscoterie's user avatar
0 votes
2 answers
182 views

Is it possible to use Si5351 to replace a crystal oscillator on a computer?

I have an old Macintosh IIfx and it originally runs with 80 MHz DIP-4 crystal oscillator (CPU speed is half of this, so 40MHz). So far I have used 100 MHz crystal oscillator to overclock without ...
Petteri H's user avatar
  • 1,027
0 votes
0 answers
112 views

Why do we multiply the memory clock of GDDR5 by 4 to get the effective speed, when it isn't quad pumped?

GDDR5 is not quad data rate/quad pumped, but why, then, do we have to multiply the actual memory clock by 4 to get the effective speed? When you Google anything about GDDR5 and its effective clock ...
AdmiralSpeedy's user avatar
0 votes
1 answer
31 views

Am I solving this capacitance equation correctly?

The following is a datasheet excerpt about satisfying the clock-signal requirements for a low pass filter When using the internal oscillator, the capacitance (COSC) from CLK to ground determines the ...
Tim Cerka's user avatar
  • 109
7 votes
5 answers
742 views

What determines the maximum clock rate for a CPU?

What factors determine the maximum CPU clock rate? A 6502, for instance, clocks in the megahertz range, while an Intel x64 chip typically clocks in the gigahertz range. All things being equal, if the ...
user148298's user avatar
  • 2,225
2 votes
3 answers
422 views

SPI bus termination for variable line length / variable number of slaves

There is a lot of information online for SPI bus termination, but my situation is a little bit different. I have created a system with the intention of 'plug and play' IMUs. Although the main ...
ritchie888's user avatar
-2 votes
3 answers
210 views

Why can't you use any clock speed with an Arduino? [closed]

So if every IC is made of transistors what stops me from putting a ATmega328 on a breadboard with a 20 MHz clock so it will run faster? This is a rhetorical question. I don't need to know how I could ...
Chadley123's user avatar
1 vote
1 answer
237 views

ATMega32u4 minimum system clock for USB 2.0

I am trying to cut down the power consumption for an ATMega32u4. The datasheet says, for USB 2.0 it needs an external clock, which it uses to generate a 48 MHz clock by multiplying the external clock ...
Dakkaron's user avatar
  • 847
-1 votes
2 answers
147 views

Why didn't cpu clock frequency plateau at two orders of magnitude higher Hz?

Here is a back of the envelope estimate for an upper bound of clock frequency for modern CPU's: The speed of light is 3·10⁸ m/s which is 3·10¹¹ mm/s, and I assume the speed of electricity is about 50% ...
user56834's user avatar
  • 177
1 vote
1 answer
454 views

Minimum FPGA clock frequency

I currently work with two FPGAs, Microchip/Microsemi ProASIC3E and AMD/Xilinx Zynq-7020. In their datasheets, the recommended minimum operating frequency is 1.5 MHz for the A3PE ProASIC3E chip. The ...
abunickabhi's user avatar
3 votes
1 answer
176 views

Rise time and clock frequency: when does it start biting me?

I have spent quite a bit of time reading (mostly the questions and answers on here) about rise times of square waves and how they can cause transmission line effects (reflection, ringing, etc.). ...
Ozbekov's user avatar
  • 323
1 vote
1 answer
163 views

STM32F303RE Nucleo freezes at clock rate >40MHz

I have a STM32F303RE Nucleo board with Mecrisp-Stellaris Forth. The Forth console goes through USART2, the interface connected to the ST-Link part of the Nucleo board (changed from default USART1). ...
zrnzvxxy's user avatar
  • 115
0 votes
0 answers
505 views

How do I change and verify the clock frequency of Atmega4809 microcontroller? CLKOUT not working?

In the below code I am trying to get the clock frequency to show up on the CLKOUT pin which should be pinA7. But for some reason I don't get anything when measuring pinA7 on an oscillicope. I do see ...
Erv's user avatar
  • 382
2 votes
2 answers
100 views

Self programming fails on ATmega2561

We've been programming a custom Board with an ATmega2561 via a serial (RS232) connection for years, mostly without problem. We're using a custom bootloader that is closely based on recommondations in ...
kruemi's user avatar
  • 3,004
2 votes
1 answer
521 views

How to constrain a source-synchronous FPGA input?

I have a source-synchronous input to my FPGA (an Intel Cyclone 10 GX 10CX085), coming from an external chip whose datasheet gives the following information: fmax = 300 MHz (single data rate) tsetup = ...
Harry's user avatar
  • 270
0 votes
2 answers
75 views

Why will clock signals have different phases after a frequency divider?

I have a question about data transport between two chips with series format. I have two chips. Chip 1 will sent 8-bits data to chip 2. The picture shows a solution. I will provide a 100MHz clock from ...
Alex's user avatar
  • 3
0 votes
0 answers
136 views

How to manipulate timer registers of Arduino Uno?

I already asked about How to achieve high speed microstepping? I even used Arduino Due to achieve high speed. Practically there was no difference compared to Uno but by changing baud rate I could see ...
2012User's user avatar
  • 135
1 vote
2 answers
406 views

Digital circuit to compare clock frequencies

The task I am trying to do: Design a digital circuit that takes in two clocks at different frequencies and finds the higher frequency clock. Eg: Say clk0 = 10MHz and clk1 = 5MHz and clk0 is given to ...
nebuchadnezzar_II's user avatar
1 vote
2 answers
198 views

SAM3x8e can't program over serial

UPDATE: Jan 2022. I put together a new pcb. This one has the JTAG header and I have an ATMEL-ICE. Otherwise the processor and support layout is mostly the same. I stripped the program down to simply ...
J Hinton's user avatar
9 votes
4 answers
3k views

How does the current processor technology with low clock rates (<10 GHz) deals with mmWave (>10 GHz) technology used in 5G?

What I mean is that most abundant computing processors in market have the clock frequencies in the range of 2-4 GHz and from wikipedia: As of 2012, the CPU-Z record for the highest CPU clock rate is ...
lousycoder's user avatar
0 votes
1 answer
126 views

For a clocked circuit, what defines how fast the clock can be?

Imagine a typical PCB that's small, 6" per side. There's a clocked circuit on it. Making a 1kHz circuit is pretty easy. Making a 2kHz circuit isn't any harder, and neither is a 3kHz circuit. ...
Tony Ennis's user avatar
0 votes
2 answers
248 views

What does clock/signal speed actually do?

This is may be a silly questions but I am curious. I know that in circuits power lines are at speed near light but why are signal lines so different? Let's say I use I2C(MCP23017) I can choose between ...
Daniel Do's user avatar
  • 191
1 vote
2 answers
424 views

What refresh rate do digital stopwatches use?

We've all probably come across these kinds of electronic stopwatches at some point: They almost always claim to count centiseconds (although this one counts in milliseconds), but do they really have ...
ayane_m's user avatar
  • 801
-2 votes
1 answer
224 views

What is the difference between the switching speed and clock speed of a chip [closed]

I learnt that the switching speed of Silicon-based devices are in the KHz range whereas that of III-V semiconductors like GaN are in the MHz range. How does this differ from the clock speed that we ...
thentangler's user avatar
1 vote
3 answers
686 views

How are system clock and oscillator frequency related?

My question is given a, for example, a quartz oscillator on a MCU board, how is the system clock generated? I'll break down this question into several parts below: I always have the impression that ...
jleng's user avatar
  • 17
0 votes
2 answers
766 views

Do all SDRAM applications require high-speed routing?

I am a chemistry student and I am beginning to realize that I have fallen into a EE rabbit hole.. I am trying to create a PCB (digital audio delay unit) from a schematic which includes a SDRAM, this ...
J.Doe's user avatar
  • 356
0 votes
2 answers
63 views

Clock signal frequency [closed]

If the longest path that my digital signal must travel in a microprocessor is x cm. What would be the highest frequency of the clock signal for that chip?
Muskan's user avatar
  • 1
0 votes
0 answers
70 views

Why the assembly code does not match the number of cycles of ARM M4?

I ran the following C program on STM32F405 (ARM Cortex-m4). I tried to comprehend its computation period instruction-by-instruction. ...
Zachary's user avatar
  • 13
0 votes
2 answers
1k views

How to derive an exact 10Hz clock from the generated clock?

How do I go about getting an exact (or as close as possible) 10Hz clock from the generated clock? The master is 100MHz. I have used this 32-bit register to make a clock as close as possible to 10kHz ...
D Carson's user avatar
1 vote
1 answer
1k views

ATMEGA328P Max Clock Speed Without Divider

Does anyone know what the max clock speed of the ATMEGA328P is, without the clock divider? I know that people have been able to overclock the 328 to 30 - 50 Mhz, but I haven't found if those are using ...
rcole's user avatar
  • 11
0 votes
2 answers
252 views

How to create a delayed clock pulse, then return to regular clock cycles

I am attempting to configure an LCD with just IC chips and I've been having problems. I've worked out that the main problem I am having is in the initialization of the lcd. It needs a goodly amount of ...
Rick Dearman's user avatar
0 votes
2 answers
107 views

FPGA Data Collector - What Specs Should I Look For? [closed]

I'm working on a high-speed data collection device for an ADC running at 80 Msps. After digging through resources on MCUs and asking several questions here and in other forums, I've turned my ...
scpaulson42's user avatar
1 vote
1 answer
631 views

STM32F407 Clock Configuration Order

I have been taking a Udemy course on the STM32F407 and using the Discovery board to go along. However, clock configuration is not covered in the course. After some Googling and nose in the reference ...
joe's user avatar
  • 183
0 votes
3 answers
81 views

What's the difference between the maximum and cut-off frequencies of a single transistor compared to those of a circuit? [closed]

Many publications, when they speak about a single transistor, the maximum and cut-off frequencies are way higher than of the final circuit. Example: A modern FinFET, some report a maximum oscillation ...
ali_05's user avatar
  • 1
-1 votes
1 answer
732 views

STM32F407VG Discovery + CMSIS HSE Clock Configuration

I am trying to program an STM32F4 discovery board using Vscode, Platformio and CMSIS. However, I cannot set the right clock frequency. I have programmed it to blink an LED every second, except it ...
Plasmabot's user avatar
0 votes
2 answers
300 views

Gigabit transceiver with MHz reference clock

I've some experience with Xilinx FPGA generating 10Gb/s over SMA loopback with on-off keying modulation (what scope shows) to perform BER test but the documentation shows it uses a reference clock in ...
LifeIsBeatiful's user avatar
0 votes
1 answer
525 views

UART does not work properly after changing HSI to MSI in STM32L152

I am using STM32L152R8T6-A MCU. I use 3 UARTs in my project. UART buadrates are 9600 and 115200 bps. Initially I set the clock source to HSI (16MHz) and everything worked fine. But then I decided to ...
Iman H's user avatar
  • 121
1 vote
0 answers
77 views

How to set SPI clock speed for MT7623N

first I must say, I am new to the HW programming, but I really enjoy it. My first project is writing a library for MT7623N (BananaPi R2) that handles GPIO pins. I got the GPIO part done and I can set ...
h00ki's user avatar
  • 11
1 vote
0 answers
62 views

Impact of reduction on Dynamic energy and dynamic power in microprocessors

A microprocessor has been designed to have a dynamic switch which reduces power consumption when the loading reduces. Assuming a reduction of 20% in voltage reduces clock frequency by 20%. Calculate ...
Kriss Mutungi's user avatar
1 vote
1 answer
96 views

Unexpected Behavior: i2s L/R clock only works under arbitrary conditions?

I'm new to Verilog (and HDL at all) and working with a Cyclone II EP2C5 Mini Dev Board in Quartus II (version 13sp1 to be compatible with my cheap FPGA). I use the below two modules (one mostly just a ...
Bo Thompson's user avatar
1 vote
1 answer
584 views

How to change the clock frequency of a STM32H753ZI

just got a new MCU for testing and having a hard time changing its clock speed to the maximum (480MHz) Using bare metals or directly manipulating the registers as I never liked the HAL interface. What ...
Leoc's user avatar
  • 1,413
-1 votes
1 answer
343 views

What is Symbol Clock Frequency?

I came across the term Symbol Clock Frequency in this Intel programmer reference manual (P131). I could not find what the symbol clock frequency actually is in the manual or online and thought it ...
Zed's user avatar
  • 13
7 votes
2 answers
4k views

Ways to observe clock signal of an STM32 MCU

Is there a nice way to be able to observe the clock signal in an oscilloscope to validate my settings for clock speed? After setting it to 168 MHz with PLL for an STM32F407VGT6 MCU let's say.
muyustan's user avatar
  • 2,056
1 vote
1 answer
2k views

Find critical path and maximum clock frequency in digital circuit

I have this problem: Consider this circuit: Find and describe the critical path. What is the maximum clock frequency? MY ATTEMPT Okay, this is how I see the critical path: DFF -> G1 ->...
Carl's user avatar
  • 3,646
1 vote
1 answer
77 views

Oscillator slows down when my hand hovers over it

I'm teaching myself VHDL using this MAX II CPLD board. I designed a frequency divider and 4-bit counter in VHDL using the onboard 50MHz oscillator. It seemed to work as the onboard LEDs are flashing ...
ris8_allo_zen0's user avatar

1
2 3 4 5