Questions tagged [clock-speed]

Anything related to clock signal frequency (a.k.a. clock speed) issues in digital systems.

11 questions with no upvoted or accepted answers
Filter by
Sorted by
Tagged with
2
votes
1answer
568 views

PIC32MX can't get 80 MHz Clock from Internal RC OSC

I am using PIC32MX795F512L with the internal RC oscillator. By changing the settings of the config, I can get to 60 MHz max. But I can't get to 80 MHz. When I change the config for 80&#...
0
votes
1answer
93 views

Cascade shift registers driven by single-cycle microcontroller

I'm trying to make a unit in which 4 digits can be updated in a small amount of time from a single-cycle microcontroller (preferably all digits updated within 5uS) My circuit is setup in the ...
0
votes
1answer
158 views

Asynchronous FIFO in clock domain crossing

Clock domain crossing issue can be solved by using asynchronus FIFO with input frequency f1 is of the source domain and f2 is of the destination frequency. If the data is sent in bursts, depth can be ...
0
votes
2answers
110 views

High frequency clock from clocked RS latch

We were taught that this circuit is not of much use as when CLK=1, J=1 & K=1, Q toggles at a very high rate. So suppose I want to make a high-frequency clock, can I use this? Of course, the ...
0
votes
0answers
40 views

Faster 8051 not taking the slower 8051 pin status correctly

I'm trying to do a rather simple data transaction between two 8051 microcontrollers using a variant of the SPI protocol. The large one is a slave and the small one is a master. The documentation for ...
0
votes
1answer
248 views

Codec in 'master mode' require more than one external clock? (MCLK?) to drive I2S system timing to/from MCU slave?

Does an audio codec in 'master mode' require more than the one clock line (MCLK?) to drive and time I2S data sync to MCU or FPGA slave? I understand that the I2S proper consists of three lines - '...
0
votes
1answer
72 views

How to calculate latency of integrated product?

Is there a standard model for estimating the additional clocking latency which needs to be applied based on product interconnects? For example: Lets say a DDR memory has a switching time of 1 ns. ...
0
votes
0answers
78 views

How to know the speed and energy of a particular Digital Design in Quartus-II and DE1-SOC FPGA (Altera)

I did a digital design in Quartus II and my board DE1-SOC FPGA, now I want to read 3 factors: general speed that digital design takes to finish the application, area of the design if it would be a ...
0
votes
0answers
47 views

Best values for R and C for LCD driver

This is a circuit I incorporated in my major project to drive an LCD. For C1, I used a 2.2nF ceramic disc capacitor and the resistor is 100K which based on a basic RC calculator, works out to be about ...
0
votes
0answers
605 views

Difference between Clock and Operating Frequency

I am very new to embedded world. I am trying to design a transreciever system based on RF MCU. I am looking at ATMEGA64RZAV-10PU from Atmel. The datasheet says the clock frequency as 10MHz but ...
0
votes
0answers
195 views

How much does the clock drift for the Arduino Pro Mini board?

How much does the clock drift (at most) for the Arduino Pro Mini board? I don't need to correct it on the board, just need to know the specifications, such that I can take the necessary precautions ...