We’re rewarding the question askers & reputations are being recalculated! Read more.

Questions tagged [clock]

A digital signal that goes high and low at a specific frequency.

78 questions with no upvoted or accepted answers
Filter by
Sorted by
Tagged with
3
votes
0answers
66 views

Increasing system clock frequency on STM32F303 drops I2C clock proportionately - why?

I'm trying to figure out a weird little issue I've discovered while debugging another element of my code. I've got a STM32F303K8 reading and writing to an I2C peripheral. The I2C clock speed is ...
3
votes
1answer
35 views

Acceptable designing two clock generators using single package?

The circuit I usually use is Pierce oscillator: (pic source) I have always had single system clock in the system, built on single HCU04 chip. Now I need two: 6*NTSC and 4*PAL - frequencies not ...
3
votes
2answers
270 views

Crystals, capacitors and W5100

Background: I have built a number of devices based on the W5100 chip, all them were (are) working more or less decently. However last batch currently in testing show faulty behavior - almost all of ...
3
votes
1answer
513 views

How do I know if I fried my Z80?

I'm working on a free-running circuit like the one here: http://www.z80.info/z80test0.htm The only differences are that I'm using a 4049 clock circuit with a 1 uf cap, and I've added an extra LED at ...
2
votes
1answer
99 views

MachXO2 DDR and PCLK routing issue

I'm doing a project in which I use DDR interfaces to transmit and receive data between different FPGAs. The FPGA transmitter will send data at 125 MHz and the receiver will use 250 MHz to sample the ...
2
votes
0answers
71 views

Intermittent control signal injection clock sync

I have a big challenge in my design to overcome: I need clock frequency accuracy of <0.2ppm with incredibly low power consumption. What we are doing currently is, using a 3G transceiver' baseband ...
2
votes
1answer
576 views

PIC32MX can't get 80 MHz Clock from Internal RC OSC

I am using PIC32MX795F512L with the internal RC oscillator. By changing the settings of the config, I can get to 60 MHz max. But I can't get to 80 MHz. When I change the config for 80&#...
1
vote
0answers
26 views

How can I test wether my OCXO VCO is working fine?

I recently bought a PTOC32227 OCXO (datasheet) from eBay (secondhand). It is supposed to output a square wave at 10MHz. However, it is a part of a bigger circuit that is not working properly and it ...
1
vote
2answers
64 views

Delay a clock to give time for the input to settle?

I have a numerical keypad that I want to feed into a shift register to display the last three numbers I have pushed. My numeric keypad has ten lines, each of which connects to a common on a button ...
1
vote
2answers
105 views

Digital Alarm Clock in Multisim. (Home Work/ Final)

I apologize for the schematic. I know it is not the prettiest to look at. My clock runs slow. I know this is because of my 555 timer. I was off somewhere in my calculations and ended up with a 70hz ...
1
vote
1answer
119 views

Generate clock jitter in a testbench

How would you generate clock jitter in a testbench? I have seen these two ways, but I am not sure if they are the best ways: ...
1
vote
1answer
127 views

Timing Constraints for Forwarded Generated Center-Sampled Clocks?

Problem Description I am trying to figure out the "correct" way to constrain (in .xdc format - this is in Vivado) a forwarded source-synchronous clock that is generated (by division) from the ...
1
vote
0answers
62 views

Differential Clocking resistor and capacitor choices

I am working on generating a 2MHz differential clock signal for a DDS chip. I have been given a PCB with a design that I am unsure can work or what the thought was behind it. If anyone could help with ...
1
vote
0answers
98 views

LVDS CLK Input Appropriate Here?

I'm working with an MCP37231/21-200 that requires a differential input for the clock. I need to know if I can use an LVDS input to drive my clock. The output clock is specified to have LVDS ...
1
vote
0answers
791 views

Clock Frequency for 4 digit 7 segment display in VHDL

I am using basys 3 and VHDL to create a stopwatch and I need to do it for both the 7 segment display of the basys3 itself and for a external 4 digit 7 segment display. I am given the clock divider ...
1
vote
1answer
286 views

How to generate a continuous clock from one that periodically turns off?

I have a LVDS clock signal that is gated about ever 30us. This is a MIPI D-PHY clock that switches from HS mode to LP mode when the data lanes go to LP mode (and are auto-clocked). The problem is that ...
1
vote
0answers
203 views

STM32F4 OC Clock Jitter

I am using STM32CubeMX to configure an STM32F4 to output a clock signal using Timer 3, Channel 4 on PC9. I have read in the datasheet PLL section that jitter shouldn't be more than 15ps RMS but I am ...
1
vote
0answers
163 views

pragma directives to set frequency for dsPIC33

currently I set the frequency of my dsPIC33EV with following code: ...
1
vote
0answers
93 views

TDF transmitter to arduino

1) I have a project to build a time clock based on the TDF signal on 162kHz, from Allouis, France. The time coding is similar to DCF-77 so I will send it to an Arduino with proper code. I managed to ...
1
vote
0answers
150 views

PCB layout help for MEMS oscillators and clock drivers

I have this SIT8009 MEMS oscillator at 125MHz frequency (also the same with an OSC52 from SiWard at 25MHz) followed by a 1-to-4 clock driver to distrubute the clock to multiple ICs. When layouting, I ...
1
vote
0answers
147 views

Can't get PIC16F1764 to run at 32 MHz INTOSC

I have a problem with a PIC microcontroller. I can't get it to run at 32 MHz. Via page 78 of it's datasheet (document number DS40001775B). The steps for selecting 32 MHz FOSC operation are clearly ...
1
vote
0answers
295 views

Nordic Nrf51822. Where to get the clock source for external SPI Slave

I need to connect an external SPI device . Cannot figure out where do get the Clock source for Nrf51822. The datasheet says: "The GPIOs used for each SPI interface line can be chosen from any GPIO on ...
1
vote
0answers
195 views

Transformerless Realtime Clock Issue

I have an issue with designing a Real Time Clock by using Transformerless power supply. I don't use RTC IC but I use Microchip PIC instead and 32kHz clock. I use battery of 3.3V for backup supply. The ...
1
vote
0answers
768 views

Why am I unable to use a pin marked as GCLK in the datasheet as a clock resource, when an identically-marked pin works, on a Spartan-3E?

I am trying to create a sequential circuit on a development board with a Xilinx Spartan3E XC3S500E in an FT256 package. The board has a 50MHz crystal oscillator connected to pin B8, which is marked as ...
1
vote
0answers
1k views

Atmega32 can't verify after setting correct fuses for external crystal. HELP

I am having trouble with some Atmega32A's purchased off from eBay. The MCU's does not seem to be fake as they are functioning properly. I am experiencig the following problem: I want to use external ...
1
vote
0answers
322 views

Frequency locked loop for input jitter rejection

I have an application where I want to multiply from a xtal oscillator at 32KHz to a system clock of 40MHz. A standard PLL isn't going to do the job, because the 32KHz jitter is measured in ns. Since ...
1
vote
0answers
1k views

stm32f2xx HSI configuration does not work correctly

I'm using below settings (in SystemInit function) to configure a STM32F215RG MCU to work at maximum speed (120MHZ) with USB support: ...
1
vote
0answers
880 views

8284 Clock Generator

I am studying the 8284 clock generator and see how it works with the 8086. But before I connect the two chips together, I want to verify the 8284 first. So I placed the 8284 on the breadboard as ...
0
votes
1answer
32 views

4-bit memory serial to parallel memory register circuit question

I am building a 4-bit serial to parallel memory register and I feel like so far I have gotten things right, but I'm unsure of where to connect the CLR connections. Could someone have a look at my ...
0
votes
0answers
45 views

Capacitor on clock line of TFT display

Short version (can provide more information if wanted) we have a display (TFT with TTL driver) that we control via PIC32 and Epson Display IC. The supplier changed their driver which should have been ...
0
votes
1answer
31 views

Ethernet PHY clock and sync

I have a general question about reference clocks for ethernet PHYs. The PHYs I have seen so far require an external clock source like a xtal or other singleended clock (in addition to the clk lines ...
0
votes
1answer
12 views

Logisim Flashing button

How can i create a button with a clock that is connected to a LED that the LED turns on when the button is pressed but even if you keep holding it it will turn off
0
votes
0answers
27 views

comparing between different phase detectors

I implemented two architectures of phase-frequency detectors and I'm interested to compare between them. (I'm open for extra architectures that might solve problems that I'm not discussing here) I'...
0
votes
0answers
50 views

Rising edge detector behavior

I was looking at this StackExchange question: Why does this rising edge detector using a capacitor and a resistor work? I ran the simulation and I'm confused by the behavior. On the rising edge of ...
0
votes
1answer
45 views

Clock Multiplier / Clock Boosting

I was reading this paper "A 10 b, 20 Msample/s, 35 mW Pipeline A/D Converter" by Cho and Gray from 1995. https://ieeexplore.ieee.org/document/364429 In it, they describe a clock multiplier circuit ...
0
votes
0answers
32 views

Programming an ATmega644 with 32.768 kHz external clock and USBTinyISP

I accidentally changed the fuse bits on my ATmega644PA chip so that it is expecting a 32.768 kHz signal in the XTAL1/XTAL2 inputs. I am using the a USBTiny programmer (the Sparkfun AVR Pocket ...
0
votes
0answers
52 views

CS5340 does not generate clock signals correctly

I am trying to build a sound input for Raspberry Pi 3B using CS5340-CZZ as an ADC. I am basically using it according to the typical connection diagram in its datasheet, where I have a signal from a ...
0
votes
0answers
51 views

Choosing clock buffering circuit

The modular 5V-powered design's module is having two output clocks (21 MHz and 3.5 MHz) to other modules in the system. I am looking for the best way for buffering these signals so that they would be ...
0
votes
0answers
60 views

CLK signal on DAT0 line on SD protocol?

I'm facing some problems in the initialization stage of the SD protocol on a custom board, specifically when sending the ACMD51 command and reading the Status Card ...
0
votes
1answer
32 views

Pulse train profile generator for stepper drive step/dir input

All, I am trying to create a circuit to control a stepper drive step/dir input. I'd like to generate pulses starting at 1kHz and ramp up to a 10kHz peak, then decelerate to 1kHz until motion is ...
0
votes
0answers
151 views

Frequency divider in Verilog

I am trying to implement a clock divider with a 2^8 bit different frequencies. I understand that i need a counter that will count and once it elapses change some variable state and based on that ...
0
votes
1answer
68 views

How to get a low clocking rate by ARTY 7?

I need to use 8 kHz as a clock signal for my LFSR IP core in my block design. But this low rate can not be implemented in ARTY 7 , as shown in the attached picture ! What are the other choices I have ...
0
votes
0answers
44 views

PIC I2C clock related problem

I am trying to make an I2C communication with a device by using PIC18F26K83. I use 8 MHz MCU clock. While trying to set I2C clock these options: Use 8 MHz MCU clock & HFINTOSC for I2CxCLK ...
0
votes
0answers
46 views

Strange CLK-similar signal

I'm reverse-engineering the data bus inside a projection clock to find out how to drive the projection without the clock. I use PulseView with a logic analyzer. What I (think to) know so far: It ...
0
votes
0answers
28 views

Can I use a single clock line for 6 parallel addressable rgb data lines?

I am making a PCB with the dimensions of about 60 (height) mm by 320 mm (width). The PCB contains 5 Letters and 1 logo. The idea is to have 6 datelines in parallel. This way I can have different ...
0
votes
1answer
71 views

Can I bridge output IO's from an FPGA that is driving a clock source to drive longer tracks?

Scenario I have a motherboard and a daughterboard that couple through two headers. The motherboard has a 16x16 array of ultrasound speakers each with their own drivers, that works. I drive them ...
0
votes
0answers
124 views

Frequency multiplier from kHz to MHz

I'm not familiar with electronics at all, and would like to get some ideas to implement frequency multiplication of LVCMOS. I want to multiply the frequency in the range of 250 kHz by a factor of 10 ...
0
votes
0answers
23 views

Tracking ADC Control Logic Not Counting down, only up?

I'm working on trying to build a "tracking" type ADC from individual components. Shown below is my schematic using the parts available in Multisim. The design is based on the 74LS191N 4-bit Up/Down ...
0
votes
0answers
44 views

AES Sub Byte subsitution in four clock cycles

I am trying to implement AES in verilog using 32-bit data path, but I am not able to subsitute the 128-bit in just four clock cycles, my code requires five clock cylces, Here is the small portion of ...
0
votes
0answers
130 views

STM32CubeMX Timer Clock Source

If i am using External oscillator with STM32F407 and I select 'Internal Clock Source' for a Timer then what would that mean? What clock frequency will the Timer/Counter register see at its input if my ...