All Questions
1 question
0
votes
2
answers
500
views
VHDL: on variable declarations to act as register
I am currently a CPE student taking up computer architecture, learning how to model major computer components using VHDL. Currently, I am working on a shift register as a sub component for a top-level ...
- 83