Questions tagged [counter]

A digital circuit that literally "counts" - it progresses through a sequence of states that are representative of some value. It need not count in a natural progression i.e. 1,2,3,4,5 etc. to be considered a counter (i.e. you can have different count sequences) each count value need not be of significance to other circuits (i.e. sometime it's sufficient that the counter counts to some value and then stops). Examples are Gray code, up/down counter.

Filter by
Sorted by
Tagged with
-1
votes
0answers
23 views

What are these Inputs on a 8-Bit synchronous forward/backward counter in Logisim?

Our instructor has given us this Counter and we were tasked with constructing a logic, which makes the counter go from 0 to 78, then from 78 to 0 and repeat. The Circuit you see works as intended when ...
0
votes
1answer
44 views

Digital downcounter not resetting

I have a digital down counter which is supposed to count from 9 to 0 and then it goes back to 9 (bottom) but it only goes back from 9 to 8 and then back to 9 and I don't understand how it works. Note ...
0
votes
1answer
46 views

How exactly does activating CLEAR cause an asynchronous modulus 12 counter to reset?

I'm confused about how Clear manages to reset the counter. The trigger is falling edge. Starting from where the counter is in the image (I'll refer to each JK flip-flop as F1 etc.): At first, we have ...
0
votes
1answer
46 views

Assigning binary value to decimal value using counter

I don't know muach about verilog, but i started to study it lately. So if these codes doesn't make sense at all, forgive me :D I am writing a verilog code for Sinus lookup table. for instance, ...
0
votes
1answer
55 views

Master-slave JK flip flop (74HC73) doesn't toggle

I'm designing a traffic light using two BCD counters and a JK flip flop. The simulation works perfectly on Proteus, but not in hardware (PCB). The traffic light is required to count from 40 to 0 in ...
0
votes
1answer
30 views

Counter Flip Flop D no sequence

I have the sequence: 0-3-1-2-3-1. Making the table for this. |Present state | Next state | D1| D0 | | 0 0 | 1 1 | 1 | 1 | | 0 1 | 1 0 | 1 | 0 | | 1 0 ...
0
votes
1answer
76 views

Understand a counter in VHDL

I'm trying to understand the description of a counter in VHDL: ...
0
votes
2answers
52 views

Redundant capacitor?

I have the following circuit It's a basic traffic light circuit using a 555 timer and decade counter. All works fine but what is the purpose of the 0.1 microfarad capacitor on the left of the diagram?...
0
votes
0answers
28 views

How to produce sound when a certain condition is met in proteus?

I've made a 6-bit counter with 6 JK flip-flops that can count from 1 to 33. After it reaches 33, the circuit will go back to zero. I want the circuit to produce a sound when the counter reaches 33. I ...
1
vote
3answers
63 views

Why doesn't my pull-up work on S-35770 I2C counter IC?

I designed the following PCB from the schematic below to make a breakout for an I2C counter IC, datasheet is here. However my RST pin doesn't go up and the IC stays in reset state. I'm feeding 3.3V to ...
1
vote
0answers
19 views

Designing a down counter using Xilinx ISE design

We are trying to design a circuit that counts down from 9.99 to 0.00. Could you give us some tips?
0
votes
1answer
52 views

Converting pulses to RPM

I have a question about how to take an output from a sensor and calculate RPM. The sensor produces a square wave at a maximum frequency of 1kHz. So I think I have two options: Count rising edges in a ...
0
votes
0answers
60 views

Logisim - Counter with clock and Magnitude Comparator not working as expected

I have the next circuit in logisim: It is a simple 8 bit counter, with a magnitude comparator that outputs 1 when certain value is met. The problem is that if I simulate with a clock, the counter ...
2
votes
1answer
175 views

3 digit BCD Counter in VHDL and Quartus II

I'm trying to make a 3 digits BCD counter in VHDL for Cyclone V FPGA from intel. I have an module-k counter design and I instantiate four counters in top level module (structural design): One counter ...
0
votes
1answer
34 views

Unexpected Behavior: i2s L/R clock only works under arbitrary conditions?

I'm new to Verilog (and HDL at all) and working with a Cyclone II EP2C5 Mini Dev Board in Quartus II (version 13sp1 to be compatible with my cheap FPGA). I use the below two modules (one mostly just a ...
1
vote
0answers
42 views

Counter example

I am building a digital 1 bit counter. The function of the bit counter is: I have stored a value somewhere. I take this value and add 1(digital) if the stored value was 0 then the output value will be ...
1
vote
0answers
42 views

How i can automate a circuit using transistors instead switches?

I'm recycling the counter circuit of a microwave, for use it as a stopwatch, that turns on automatically, and start the count per seconds immediately when turns on, the circuit have two buttons "...
2
votes
1answer
53 views

Basic Logic Gate with a Counter

Wire the AND gate so that its (former) X input is driven by the counter’s Q1 output, and its (former) Y input is driven by the counter’s Q0 output. The output is still F. To ensure that you can see ...
1
vote
1answer
97 views

Designing a electronic dice with Arduino, 74HC163 and a 74HC4511 decoder to a 7segment display

So im designing a electronic dice with a 74HC163 and the 74HC4511. My problem is that the counter counts 0-7 everytime (using only the 3 flip flop outputs, Q0-Q2) I would want the counter to count ...
0
votes
0answers
53 views

Counter with 4 flip flops jk synchronous from 1 to 12?

I wanted to create a circuit that would count from 1 to 12 to make hours counter for the digital clock. I work on logisim. I already made counter mod 13 but don't know how to adjust from 1 to 12 (not ...
2
votes
1answer
98 views

How can a 74LS76 JK Flip Flop's outputs Q and Q-bar not be fully complementary?

I have a 74LS76 JK flip flop hooked up as follows: You think that should be easy. But look at my scope traces of Q above and Q-bar below: how the heck can a JK flip flop's output Q and Q-bar be not ...
0
votes
2answers
183 views

How to design Gray code synchronous counters of large widths using SystemVerilog?

I want to design a synchronous gray code counter which is 10 bits wide in SystemVerilog. The counter should have an Active HIGH synchronous reset. I know how to design a 3 bit gray code counter like ...
-1
votes
2answers
125 views

How do I make a counter only from logic gates?

What I want to make is a circuit using only logic gates made from transistors, and not using any IC. What I want to do: There is 1 button and 8 LEDs. When I press the button the first LED turns on. ...
1
vote
1answer
49 views

How to use “AND” statement in Verilog

I am trying to create a counter that starts counting when a start signal goes from 0 to 1. Then, I want the counter to keep counting until both the start and stop signal are 1. Once both signals are 1 ...
-2
votes
1answer
47 views

Unknown error in Verilog

I am currently getting an error saying that my "counter_2" is not a constant. I am also getting a syntax error when I use "<=" with my counter_2. I've attached screenshots of my ...
1
vote
1answer
108 views

Trying to measure a pulse width and then send pulse of same width using Verilog

I am trying to write Verilog code which will measure the width of a pulse and then send a return pulse which has the same width. So far, I have created a counter which counts the number of periods ...
0
votes
3answers
254 views

Using a counter to count how many clock cycles a signal is high using Verilog

I want to use a counter to count how many clock cycles an input signal is high. The issue I am running into is that once the input signal returns back to zero, my counter resets which causes my output ...
0
votes
2answers
26 views

binary up/down counter with synchronous clear and preset

For a binary up/down counter with synchronous clear and preset , my question is what is the exact function of the preset here ? I have done many searches but every source assumes that the reader knows ...
0
votes
1answer
104 views

Why is my 8-bit counter only counting until 127?

I recently coded an 8-bit counter in Libero and simulated it in ModelSim using Verilog. When I simulated my design, it only went up to 127. Shouldn't an 8-bit counter go up to 255? Here is my HDL Code:...
1
vote
2answers
44 views

Encoder direction change during index pulse

I have a quadrature encoder with an index pulse, and I would like to keep track of angular position over multiple turns. The microcontroller I am using has counters that count both index pulses (...
0
votes
1answer
55 views

Differences between ripple counter (e.g. 74LS161) and CMOS 4040

I have been using the 74LS161 for some tinkering, and then switched to the CD4040 because it had 3 times as many counter stages in the same package size, and I don't need preset for my purpose. Early ...
1
vote
4answers
139 views

Frequency divider circuit of a factor of arbitrary number

We know that using T-Flip Flops in a cascaded manner(something like ripple counter) allows us to divide the clock frequency by a factor of \$2^{n}\$ where \$n\$ stands for the number of flip-flops. ...
1
vote
3answers
64 views

Is there a TTL or CMOS shift register chip which has an output pin telling you when it has shifted out all (8) bits?

Quick question, I'm going through 74x and CD4x chips to see if there is a parallel load serial out (left) shift register which would have the convenience of telling you when it is done shifting ...
-4
votes
4answers
222 views

Push button de-bouncing, nothing works. [Please, only answer if you have actually done it (recently or often enough) to know for sure!]

I see a lot of text on the internet and here telling us how to de-bounce a switch, in my case a push button. But I have tried all these circuits and I find that nothing other than a 555 monostable ...
1
vote
1answer
101 views

VHDL: How to only update register at rising edge of the clock?

I have a counter called lastelem_reg. At the rising edge of each clock, it should check whether another signal enqueue is HIGH. If it is, then lastelem_reg will be incremented by 1 in the next clock, ...
1
vote
2answers
60 views

Any chance to build a dual 2-to-1 line selector/multiplexer from a single chip?

I a need 2 units of 2-to-1 selector/multiplexer functions on a crammed board, ideally with a single DIP-14 or -16 chip. Looking around for something I found this formula ...
0
votes
1answer
52 views

Synchronous counter delay calculation

My Doubt is that, This is synchronous counter, all the flip-flop are activated simultaneously Right? Suppose at t=0 clock is activated then j0 and k0 will be activated instantly but my doubt is that ...
0
votes
1answer
44 views

Making mod-12 counter using ic7492

There is this exercise in my book said to make a mod 6, mod 4, mod 3, mod 12 counter using 7492. I can do mod 6, 4, and 3 but there is a problem when doing mod 12. The circuit counts to 5 then skip to ...
1
vote
1answer
92 views

BCD Bi-directional counter with variable counting speed in proteus

I am working on a project. And its description is: Design a 3-digit counter which should has 4 buttons (up, down, right, left). with pressing the up button the counter should up-count for 5 seconds (...
1
vote
0answers
60 views

A Counter Which Counts Two Different Sequences

I have a question which asks me to design a counter which counts two different sequences. The question goes like this: Design a counter which counts 0,4,6,8,12,14. When the counter reaches 14, it is ...
2
votes
2answers
135 views

I am trying to make 3bit counter with an arbitrary sequence but it gets stuck in a loop (Proteus8)

I am trying to make counter for these numbers 1-7-0-2-0-4-0-1-0. But for some reason on my project it gets stuck and loops on 2 digits 0-7. This is homework, and I only can use JK flip-flpos and ...
0
votes
1answer
22 views

Design a MOD-N counter using LS293 circuits

This is the internal scheme of the LS293 circuit. I understand that the CP0 frequency will be divided by 2 and the CP1 will be divided by 8, but I don't understand how to use this circuit to build a ...
0
votes
1answer
365 views

LTspice counter component how does it works?

I find this component on LTspice but I have some troubles to know how it works. It asks me to enter 2 parameters. I could understand that It needs to know the "divide" number but what is the second ...
0
votes
0answers
42 views

Question About Arbitrary Sequence Counter and Changing the Sequence

hope you are all well. I have an homework which wants from me something like this: ...
1
vote
2answers
96 views

Is there a proper way to enable a digital counter?

I'm asking this because, while learning about how counters work, I read that one can add an input that enables or disables the counter depending on its logical value. Now, my first instinct would have ...
0
votes
1answer
72 views

Why does my synchronous up counter count enable not function properly?

I have designed a simple 4-bit synchronous up-counter, using master/slave JK flip flops in Logisim. Here is my JK design: And my counter design: It works perfectly as intended, however if the INC (...
0
votes
3answers
111 views

Physical size of the registers for x86

We have an 8-bit register called CL on x86 CPU architecture. Does it mean that physically it contain 32 bits, but we have access only to lower 8 bits? Or does ...
1
vote
2answers
157 views

Count the clock cycle using LTSpice

I had been using these modeling technique for counting number of clock cycles. Delay is created and inverted - to get small positive edge of the clock and count numbers is charged based on the number ...
1
vote
1answer
111 views

8 Bit Computer Program Counter (4 bit Counter IC) Counting When Disabled

Awhile back I built a version of Ben Eaters 8 bit computer, on my build, I changed only AND, NOT, and OR gates to all NAND. Otherwise the design was exact. I tested it before touching it and found ...
1
vote
2answers
114 views

Fastest possible memory copy between 2 12ns SRAM DIP chips

Electronics newbie here... I'm trying to build a retrocomputer, and learn digital electronics along the way. I decided to begin with the video generation part, with a fast memory copier, independent ...

1
2 3 4 5
10