Questions tagged [counter]

A digital circuit that literally "counts" - it progresses through a sequence of states that are representative of some value. It need not count in a natural progression i.e. 1,2,3,4,5 etc. to be considered a counter (i.e. you can have different count sequences) each count value need not be of significance to other circuits (i.e. sometime it's sufficient that the counter counts to some value and then stops). Examples are Gray code, up/down counter.

Filter by
Sorted by
Tagged with
1
vote
1answer
32 views

What is wrong with my modulo 13 asynchronous up counter?

I'm trying to design a modulo 13 asynchronous up counter with master slave JK flip flops. I connected the NAND gate to clear it when it reaches number 13, as shown in the figure. However, it continues ...
0
votes
1answer
30 views

LS7366R with multiple level translated signals

For one of our projects, we are using 2 LS7366R ICs for interfacing with our two encoders. Now, our encoders operate at 5V and we are supplying 5V VCC to the LS7366 chips as well. However, our control ...
-1
votes
0answers
27 views

3-Bit Up ASynchronous Counter Using JK Flip Flop

By using the excitation table for JK FF I was not able to get where the Values of JC KC came, specially the JC=X and KC=X states. I feel there are mistakes in the table for JC and KC column. Please ...
0
votes
1answer
38 views

Timing diagram and performance of Binary Counters

I have a binary counter which is the following : https://www.onsemi.com/pdf/datasheet/mc14020b-d.pdf I want to reset this counter with a signal. I want this signal to be the narrower, ie the length ...
0
votes
0answers
111 views

Digital Counters Counts Sample External Frequency Wrongly

Hi: Please see the attached schematic. I am experimenting with a circuit for sampling an external frequency. The counters do not always count correctly. At first I suspected the breadboard and I ...
0
votes
1answer
96 views

is it posssible to make a 4-bit up/down asychronous counter using jk flip flops, xnor gates and nothing else?

the image below is supposed to represent the last segment of the circuit, where the 'updown' input would change the direction of the counting: when updown=0 it counts backwards (f,e,d,...1,0,f...) ...
0
votes
1answer
55 views

JK Flip-Flop 0-9 up/down counter [closed]

I designed a 4-bit JK up/down counter. I want the circuit to be reset to 0 when counting up when it reaches 9, and to be reset to 9 when counting down when it reaches 0. Anyone know how ? I tried a ...
0
votes
1answer
67 views

STM32H7 32-Bit Counter with Reset, C Language Function

Need help a simple a 32-Bit counter with reset. Pseudo code: ...
0
votes
4answers
98 views

Looking for a 74LS “friendly” decimal counter or BCD to decimal decoder (similar to CD4017)

Without getting into too much detail: For my project I've been provided exclusively 74LS chips, but I need either a BCD to decimal decoder, or a decimal counter like the CD4017 for control signals. ...
0
votes
1answer
45 views

Problem simulating 2-bit counter with OrCAD

I used OrCAD Capture to create a 2-bit counter using two D-type Flip-Flops (DFFs). Here is the schematic: My problem is that I get no output when I try to simulate it. I know for sure that V3, the ...
1
vote
1answer
104 views

How to capture output of adder?

I am experimenting with a circuit for adding two numbers represented by two digital counters and two cascaded 4 bits adders (74HC283). I tested separately with cascaded 74HC163 and with asynchronous ...
1
vote
2answers
88 views

Is there a convention for figuring out the MSB and LSB on a counter IC?

Taking a look at the 74LS169, for instance, this IC has output pins Qa - Qd. I notice a lot of data sheets like these do not always specify which pin is the MSB or LSB of the count. Other than hooking ...
2
votes
2answers
92 views

4-bit counters not working properly

I have three SN74HC161N connected such that an overflow on the first triggers the second etc. (the normal ripple carry setup, where RCO feeds into ENT). The clock inputs of these are connected to a 1 ...
1
vote
1answer
60 views

Measuring Allan Variance

I have some microcontrollers with TCXO's where I wish to measure their frequency stability using Allan variance (from say 1ms to 10s). However, my measurement equipment is limited. I have access to a ...
0
votes
1answer
84 views

Help developing rpm calculation from encoder pulses

I have having a bit of difficulty calculating rpm of a motor using feedback from an encoder. The encoder datasheet is attached here: Encoder datasheet. The encoder has two channels at 1000 PPR, so ...
0
votes
1answer
29 views

How to get J/K counter to count from 2 - 9?

I have made this asynchronous counter (must be asynchronous) that using J/K flip flops that has to count from 2 to 9 and then reset to 2 and so on. I have managed to get it to count from 0 to 9, but I ...
1
vote
1answer
108 views

How to parameterize a clock divider?

The best clock divider is a PLL inside a FPGA. But the number of PLLs are limited. And sometimes using of counter to divide a clock is justified: ...
1
vote
1answer
52 views

Coarse counter giving incorrect pulse length measurements at high frequencies

I am using a simple counter to measure pulse length. I have copied the code below, but the counter increments by 1 at each positive edge of the clock. Once the counter is done incrementing for that ...
1
vote
1answer
68 views

VHDL Counter Design Question

Can I design a counter to increment on the clock rising edge? For example, I am tying to create a counter that increments on the rising edge of the clock if an input is a logic level 1. If the input ...
1
vote
1answer
48 views

Why can’t we use synchronous counters for high clk frequencies?

My professor said we can’t use synchronous counters for high clock frequencies. Is it because with many flipflops the delay becomes quite big and so the outputs change after the next triggering edge ...
0
votes
1answer
104 views

74f269 counter getting very hot

Hi I'm a DIY enthusiast and I got stuck with the circuit that I designed. The counter is getting very hot from the moment It's powered up. In my setup the 330Ohm resistors at the outputs are ...
0
votes
1answer
38 views

ESP32 + PC817 count 5v pump powered on

Before starting i'm a novice :) I'm tring to count each time a 5v pump is powered on. I build my sketch with a PC817. The reading works but each time i put the ESP32 in deep sleep mode it triggered as ...
0
votes
1answer
93 views

Anyone know how to hold a 74ls93? [closed]

I need to have a system where the 74ls93 holds and does not change until they are cleared. Does anyone know of a relatively simple way to do this? Edit: Nevermind all, figured out how to do it by ...
1
vote
1answer
169 views

Johnson counter using structural modelling in verilog

I'm trying to build a 4 bit johnson counter using JK flip flops and structural modelling. For the FF's themselves I'm using behavioral code and then instantiating them inside the counter module which ...
0
votes
1answer
75 views

Verilog Counter is not working

I am a beginner in Verilog and my counter is not working. I'm not sure what I'm doing wrong. Below, I will type my code. ...
0
votes
0answers
42 views

N-Pulse Oscillator

I want to build a circuit which, each time a button is pressed, outputs 'N' pulses from an oscillator. I'm working on a solution which uses a flip-flop to control a switch at the output of the ...
1
vote
0answers
65 views

Current source and electromagnetic interferance

I have a current source which has to be really precise in order to charge a capacitor and count a certain time (about 100 ms.) If anybody has seen a component which allows to count a time (without a ...
2
votes
2answers
117 views

VHDL Counter not Working

I have code below for a counter that sets an output bit high or low depending on the count value being compared with a reference value. It is used to generate a PWM signal. During simulation, the ...
5
votes
7answers
4k views

How do I make a nanoseconds counter?

I want to make a counter that can count the time between pulses in nanoseconds. The counter starts to count when a pulse enters a pin (at the start of the pulse) then stops when a second pulse comes. ...
0
votes
3answers
275 views

JK Flip-Flop Counter: How to reset a counter?

I currently have a 3-bit asyncronous counter (built using J-K flip flops) that continuously counts up. However, I am struggling to figure out how to reset the counter to 0 when an input (Reset) is ...
0
votes
1answer
60 views

CD4060 with external clock pulse

I am trying to make realtime, low power 1hr audio indicator using binary counters. I don't need display so not using decade counters or 7 segment display ICs. So I bought bunch of CD4060 binary ...
0
votes
0answers
30 views

Using a binary counter with ic sram

I am using the as6c62256 ic sram, this is the datasheet: datasheet I am trying to write 1000 words of 8 bit, and then read them from the sram is it possible to connect a binary counter to the adress ...
2
votes
2answers
94 views

How to reason about this 'adder with memory' circuit?

I'm reading through "Code" by Charles Petzold and I had a question about the following circuit illustrated in the book: Let's assume that the latches in the 16-bit counter and the 8-bit ...
0
votes
1answer
52 views

Digital downcounter not resetting

I have a digital down counter which is supposed to count from 9 to 0 and then it goes back to 9 (bottom) but it only goes back from 9 to 8 and then back to 9 and I don't understand how it works. Note ...
0
votes
1answer
46 views

How exactly does activating CLEAR cause an asynchronous modulus 12 counter to reset?

I'm confused about how Clear manages to reset the counter. The trigger is falling edge. Starting from where the counter is in the image (I'll refer to each JK flip-flop as F1 etc.): At first, we have ...
0
votes
1answer
66 views

Assigning binary value to decimal value using counter [closed]

I don't know muach about verilog, but i started to study it lately. So if these codes doesn't make sense at all, forgive me :D I am writing a verilog code for Sinus lookup table. for instance, ...
0
votes
1answer
92 views

Master-slave JK flip flop (74HC73) doesn't toggle

I'm designing a traffic light using two BCD counters and a JK flip flop. The simulation works perfectly on Proteus, but not in hardware (PCB). The traffic light is required to count from 40 to 0 in ...
0
votes
1answer
31 views

Counter Flip Flop D no sequence

I have the sequence: 0-3-1-2-3-1. Making the table for this. |Present state | Next state | D1| D0 | | 0 0 | 1 1 | 1 | 1 | | 0 1 | 1 0 | 1 | 0 | | 1 0 ...
0
votes
1answer
139 views

Understand a counter in VHDL

I'm trying to understand the description of a counter in VHDL: ...
0
votes
2answers
60 views

Redundant capacitor?

I have the following circuit It's a basic traffic light circuit using a 555 timer and decade counter. All works fine but what is the purpose of the 0.1 microfarad capacitor on the left of the diagram?...
0
votes
0answers
34 views

How to produce sound when a certain condition is met in proteus?

I've made a 6-bit counter with 6 JK flip-flops that can count from 1 to 33. After it reaches 33, the circuit will go back to zero. I want the circuit to produce a sound when the counter reaches 33. I ...
1
vote
3answers
126 views

Why doesn't my pull-up work on S-35770 I2C counter IC?

I designed the following PCB from the schematic below to make a breakout for an I2C counter IC, datasheet is here. However my RST pin doesn't go up and the IC stays in reset state. I'm feeding 3.3V to ...
1
vote
0answers
23 views

Designing a down counter using Xilinx ISE design

We are trying to design a circuit that counts down from 9.99 to 0.00. Could you give us some tips?
0
votes
1answer
246 views

Converting pulses to RPM

I have a question about how to take an output from a sensor and calculate RPM. The sensor produces a square wave at a maximum frequency of 1kHz. So I think I have two options: Count rising edges in a ...
0
votes
0answers
215 views

Logisim - Counter with clock and Magnitude Comparator not working as expected

I have the next circuit in logisim: It is a simple 8 bit counter, with a magnitude comparator that outputs 1 when certain value is met. The problem is that if I simulate with a clock, the counter ...
2
votes
1answer
556 views

3 digit BCD Counter in VHDL and Quartus II

I'm trying to make a 3 digits BCD counter in VHDL for Cyclone V FPGA from intel. I have an module-k counter design and I instantiate four counters in top level module (structural design): One counter ...
0
votes
1answer
38 views

Unexpected Behavior: i2s L/R clock only works under arbitrary conditions?

I'm new to Verilog (and HDL at all) and working with a Cyclone II EP2C5 Mini Dev Board in Quartus II (version 13sp1 to be compatible with my cheap FPGA). I use the below two modules (one mostly just a ...
1
vote
0answers
42 views

Counter example

I am building a digital 1 bit counter. The function of the bit counter is: I have stored a value somewhere. I take this value and add 1(digital) if the stored value was 0 then the output value will be ...
1
vote
0answers
48 views

How i can automate a circuit using transistors instead switches?

I'm recycling the counter circuit of a microwave, for use it as a stopwatch, that turns on automatically, and start the count per seconds immediately when turns on, the circuit have two buttons "...
2
votes
1answer
62 views

Basic Logic Gate with a Counter

Wire the AND gate so that its (former) X input is driven by the counter’s Q1 output, and its (former) Y input is driven by the counter’s Q0 output. The output is still F. To ensure that you can see ...

1
2 3 4 5
11