Skip to main content

Questions tagged [design-rules]

Design Rule Checking (DRC) is the area of Electronic Design that determines whether the physical layout of a particular (PCB) layout satisfies a series of recommended parameters called Design Rules.

Filter by
Sorted by
Tagged with
2 votes
0 answers
17 views

Standard Naming Convention for Cadence Files

This is a question regarding the naming of libraries and cellviews in the Cadence Design Systems' IC tool. While being somewhat company and work-culture dependent, I am wondering what naming ...
a360pilot's user avatar
  • 186
1 vote
1 answer
60 views

Why is Altium giving me a strange clearance message?

I'm using Altium 24.1.2 to design a multi-layer PCB, and I'm using the "Full-Stack" via rules to reduce the sizes of vias in some layers. I have done this successfully on other PCBs. ...
Rocketmagnet's user avatar
  • 27.5k
1 vote
1 answer
42 views

How to I set DRC rules for a specific BGA component?

I need to set the DRC rules for a BGA component. That's because JLCPCB have unique capabilities for BGA packages. In this case I need to have a unique clearance for my BGA component. I want to have ...
euraad's user avatar
  • 1,324
0 votes
1 answer
65 views

JLPCB Design Rules for Altium CircuitMaker

What is the right design rules from JLCPCB? When I look at the electrical clearance from JLCPCB, I find: Via to Via (Same net labels): 0.254mm Hole to hole (Different net labels): 0.5mm Pad to pad (...
euraad's user avatar
  • 1,324
0 votes
0 answers
66 views

Altium coplanar waveguide ground clearance rules

I am trying to route 50 Ohm coplanar waveguides in Altium for some 2.45GHz circuits. I have defined my stackup and impedance requirements via the layer stackup manager / impedance calculator, and have ...
ihunter2839's user avatar
0 votes
2 answers
100 views

How do I mark pads on the PCB footprint as not used in KiCad?

I'm using KiCad to design a PCB. I'm using Raspberry Pi Pico, which has a number of GND pins (for designer's convenience). The symbol/footprint I have (downloaded somewhere from the Internet) have ...
Spook's user avatar
  • 199
0 votes
0 answers
107 views

Out of Board error - DRC Altium Designer

I can understand the error as some design objects are out of the boards defined bounds. Is this error a very general notification informing the designer that the whole PCB is to be reviewed and other ...
9_daytona's user avatar
0 votes
1 answer
71 views

Small circuits schematics that can teach you something [closed]

I’m looking for small simple circuits where one could learn something interesting and new about electronics from it. Not just solving circuit examples for solving sake, but small circuits with basic ...
ludicrous's user avatar
  • 1,163
1 vote
2 answers
284 views

Guidelines for component spacing [duplicate]

Are there any standard component clearance guidelines/rules/best practices (for SMD parts)? Or does one have to talk to the EMS every time for all the components' clearance? For example how close can ...
mr dude's user avatar
  • 41
0 votes
0 answers
56 views

To Change Width of a Particular Track in Altium

I am working on a PCB layout in Altium 23. The default track width in my PCB is 8 mils. However, I want to change the width of a couple of components. For instance, I want the width of the track VCC ...
Umair Ali's user avatar
0 votes
1 answer
127 views

Altium Designer 23 DRC Rule Creation: How do I set a special clearance rule for a TH Pad to SMD pad?

My issue: Because of wave and selective soldering techniques, I need an 8mm clearance for an SMD pad to a TH pad that is on the opposite side of a placed TH part. Here is the scenario to better ...
Experiment-626's user avatar
0 votes
0 answers
34 views

Is there single column Wallace tree?

I googled and learn the rules about Wallace tree. If I understand right, wallace tree is designed to multiply. However, I want to know Is there single column wallace tree in the initial layer just to ...
Jxb's user avatar
  • 101
1 vote
1 answer
46 views

Final design considerations for LM5143A-Q1 buck converter. Are these features needed?

After a few days of learning how to make a buck converter using the LM5143A-Q1 TI IC, it's finally becoming a reality! This is the final design, highly inspired from page 30 in the datasheet, some ...
Mito's user avatar
  • 411
1 vote
1 answer
93 views

Altium Designer: Is it possible to detect PCB track router over cut in GND plane using DRC?

It is essential that high speed tracks have continuos ground plane with no cuts. This is essential to ensure signal integrity. That being said, can Altium designer use some sort of user defined design ...
quantum231's user avatar
0 votes
1 answer
129 views

How can I disable hole to polygon clearance in Altium?

I have a polygon reaching to the outside of the board. There I want to place mousebites for the panel, but when they are placed, there is a clearance generated around the holes that I don't want: ...
Kreatronik's user avatar
0 votes
0 answers
70 views

Altium Designer Rules: How to create paste rule for pads of specific component type?

I'm using Altium Designer 20.0.9 to create a PCB to be assembled by the manufacturer with the exception of several components that I will add manually later. I do not want to have paste placed on the ...
Cotlone's user avatar
  • 13
1 vote
2 answers
750 views

Track to track clearance in Altium

While designing PCB in Altium, I defined a rule as follows: Clearance > Track to Track > 20 mils But I have LQFP100 component, and it has ~8 mils gap between pads. So I can't do routing. How can ...
harmonica's user avatar
  • 673
0 votes
5 answers
429 views

Why is the actual position of things in a circuit diagram not considered? What is the type of diagram that cares about the ordering?

After looking at several circuit diagrams and their actual implementation, I found that the position of the parts is not considered in the diagram. Is there any reason for this? If all parts are ...
user3352632's user avatar
2 votes
0 answers
77 views

Altium: Design rule to highlight a plane that is not assigned to a net

In Altium Designer 20.1.14.287 I tried to create a design rule that would highlight that a plane is not assigned to any net after running the DRC. But in the PCB Rules and Constraints Editor I only ...
Thomas's user avatar
  • 21
1 vote
0 answers
57 views

Filter query to match a via ring only on a specific layer

I'm working on a 4-layer PCB which uses 210µm copper internally and 70µm copper on the outer layers. Also I only use Thru (1:4) and remove unused via pads with...
Alex's user avatar
  • 11
0 votes
1 answer
510 views

Why is it necessary that the poly line extends the diffusion strip in a layout?

Here the poly ends exactly at the diffusion without clearing it, why is this a "catastrophic error" ? I understand that the transistor would never turn off if the poly only partially ...
Essam's user avatar
  • 337
0 votes
1 answer
152 views

Feedback for a circuit

I am designing my first original circuit, which is a take on the 'Useless Box'. I have designed a schematic and I am seeking feedback on it. I am a complete newbie so most likely there will be some ...
mrt's user avatar
  • 5
1 vote
1 answer
1k views

How can I set clearance based on IPC-2221?

Below are two pictures. The first picture is from IPC-2221. I made the second picture. Which categories do the L1, L2, L3 and L4 clearances in the second picture belong to in the first picture at 310 ...
johny adv's user avatar
2 votes
1 answer
731 views

How should the clearance calculation be on a coated PCB?

How many mm should the clearance be between the A and B pads in the picture below? And clearance between C pad and D pad? And clearance between E pad and F track? And clearance between F track and G ...
johny adv's user avatar
3 votes
1 answer
1k views

Altium - Keepout Area Causing Short-Circuit Warning

I have the following footprint in my PCB library with 6 through hole pads: When I add the purple keep out area (to either the Keep-Out layer or the top layer), I get a bunch of short circuit warnings ...
cvanbeek's user avatar
  • 131
0 votes
0 answers
117 views

Altium: priorities not respected?

I'm designing a board with an inverted F antenna. This antenna is connected to a ground plane. I added a specific polygon plane called "Antenna_GND" aligned with the ground pads of the ...
Julien's user avatar
  • 487
2 votes
1 answer
173 views

What is the current state of the art design rule for SiC VLSI? Technological impediments to making a SiC microcontroller for a Venus lander at 460 °C?

A sub-discussion below Is there any demonstrated or even proposed technology that can sterilize a spacecraft with 100% certainty and yet leave it electronically functional? in Space Exploration SE ...
uhoh's user avatar
  • 3,439
0 votes
0 answers
36 views

I/O voltage compatibility checks as part of design rule checks during schematic design

Schematic design programs have concept of design rule checks. What exactly does this feature check? Can it check if the input voltage on different pins of an IC is compatible with its I/O voltage? For ...
quantum231's user avatar
0 votes
1 answer
1k views

Altium: Polygon-Specific Rules

I am making a PCB where I want to have some polygons directly connect to all the components within them, and some to only relief connect. Normally this isn't an issue as I can just set up some design ...
Robert Zukowski's user avatar
0 votes
4 answers
219 views

100V LED signaling

I am working on a device that will convert 4,5–100V into 3v3. It is done with a DC/DC regulator. I want to use LEDs to signal that input is plugged in and that 3v3 is also available. What is the ...
Josef Brich's user avatar
1 vote
0 answers
336 views

What is the minimum clearance I need to set between two tracks with voltage difference 36 V

What is the minimum clearance I need to set between two tracks with voltage difference of 36 V. External traces, given that solder mask is applied on the board if it matter in calculation. And is ...
Bavly's user avatar
  • 333
0 votes
1 answer
550 views

Optimum phase margin Controller Design

I am designing a PI voltage and current Controller (Cascaded Control for Buck Converter with LC filter) and I am confused about what is the perfect phase margin to choose for the application. I read ...
Ishani Engineeŕ's user avatar
0 votes
0 answers
249 views

Track clearance with flex region cutout in Altium Designer

In Altium Designer, I created a simple rigid-flex board with the 4 layers in the rigid part (top, in1, in2, bottom) and 2 layers in the flexible part (in1, in2). I set 5mm clearance on a top layer ...
Isacco's user avatar
  • 89
1 vote
1 answer
66 views

MCU near sensors or on external board

I currently work on a sensorbox which needs to measure analog signals (temperature, power consumption,..), digital signals (magnetic contacts, positions,...) and control digital switches (relays). All ...
v3xX's user avatar
  • 415
2 votes
2 answers
3k views

KiCad 5.1: where are the design rules?

I'm following the tutorial series on YouTube at https://www.youtube.com/playlist?list=PLEBQazB0HUyR24ckSZ5u05TZHV9khgA1O, specifically the "An Intro to KiCad" videos. I'm using KiCad 5.1.2 on macOS, ...
Craig S. Cottingham's user avatar
1 vote
2 answers
3k views

Altium: how to assign a net class to unconnected pins?

I have PCB with a clearance rule for nets that can be exposed for higher voltages: In the schematic I put a blanket around the area I need to be assigned as higher voltages nets (I called this class "...
Roman Matveev's user avatar
0 votes
1 answer
255 views

ERC for power pin drive - Altium Designer

It'd be of great use for us to emit correct rule check violations for power pins in IC we use. The logic is to force compiling failure when power pins of ICs are not driven correctly from power ...
Shockwaver's user avatar
2 votes
2 answers
1k views

How can I allow a smaller clearance value for differential pairs in Altium?

I have finished routing a PCB in Altium (v17) and am resolving design rules violations. In short, everything checks out except differential pairs that are violating the ...
JYelton's user avatar
  • 34.4k
2 votes
1 answer
2k views

Why are power components meant to be power inputs in KiCad?

This was asked before but not answered properly (at least I don't get it). Why are default power components in KiCad libraries are power inputs? What is the idea behind it? I would like connect an IC ...
Saren Tasciyan's user avatar
0 votes
2 answers
626 views

Why sometimes some PCB designer add extra traces to connect two pin to each other?

I've checked a PCB board which has designed by very famous company and I saw something weird.They connected two pin to each other 2 times and from the top and the bottom of the board I am going to ...
a2640's user avatar
  • 73
0 votes
0 answers
303 views

I2C line pulled low by MCP23017

A simple interface of MCP23017 with Rpi using I2C lines. Since there is already an internal pull-up resistor of 1.8k on rpi I didn't use any pull-ups n I2C lines. Running ...
Mayank's user avatar
  • 563
1 vote
3 answers
5k views

How to apply a rule to only one component in altium?

I would leave the insulation of copper with 0.35 mm across the board except in a microcontroller. It requires that the insulation allowed is 0.2 mm because of the distances between the pad. How to ...
Eduardo Cardoso's user avatar
5 votes
1 answer
7k views

Update tracks on board to reflect new design rules - Kicad

A PCB has been laid out with track widths according to a set of design rules by net class. I have modified the net class design rules (Setup → ...
diwhyyyyy's user avatar
  • 592
2 votes
1 answer
905 views

Altium individual clearance for polygonpour

I want to use a poured plane in my design, but i need more clearance on the bigger pads. If i increase the clearance in the rules, all the spaces between pads, will increase. Is there a way to specify,...
Felix Kunz's user avatar
0 votes
2 answers
2k views

Altium: avoiding a collision check

I'm trying to create a rule to ignore a collision between some pads on the top layer and a track on another layer. So far my rule is this: But it still says I have a collision. These are the pads ...
erick orozco's user avatar
0 votes
1 answer
561 views

Altium. Can't apply a rule of plane connect to Polygon

Problem with Altium Designer! I'm trying to use Plane Connect to Polygon with four conductors, but in existing PCB it dosen't work. (in new projects it working) What could be wrong? My actions: 1) ...
Vladislav's user avatar
-1 votes
2 answers
676 views

Altium Design Rules: Short-Circuit and Clearance

I am using an older version of Altium (14.1) and I cannot stop the short-circuit errors from being flagged. I am trying to route an eMMC BGA that has many pads that are NC (internally not ...
Experiment-626's user avatar
0 votes
3 answers
542 views

Design of 7400 Series IC

Why is pin number 7 GND and 14 VCC in 7400 ICs ( logic gate ICs) ? Could the designer have put VCC and GND in some other pin number? Is there a constraint for that specific number? (Except a few cases,...
user167930's user avatar
1 vote
1 answer
125 views

What's the name of the Altium designer rule that warns if component "enters" another component area (PCB)?

The trouble is that this PCB is a capacitive pad and needs to stay inside the other component square area. What's the Altium rule to exclude this component?
Elius94's user avatar
  • 25
0 votes
1 answer
1k views

DxDesigner Design Rule Check Errors

I'm using Mentor Graphics's DxDesigner to design a PCB. As a side note, I do know what design rule checks (DRCs) are, but I'm completely new to DxDesigner and am not sure what each of their DRCs are. ...
J-Win's user avatar
  • 101