Questions tagged [digital-logic]
Digital electronics treats discrete signals, unlike analog electronics that treat continuous signals. Digital logic is used to perform arithmetic operations with electric signals, and constitutes the base for building CPUs.
4,164
questions
0
votes
2
answers
47
views
How to read data from two shift registers in serial
I am dealing with an old circuit which has 2 shift registers in series and suppose to output 16 different values using SPI. The logic behind this circuit is a bit strange to me and I have a hard time ...
- 575
0
votes
0
answers
46
views
How to multiply BCD numbers? [closed]
I have a uni project that requires me to multiply a 4-digit BCD number. This way:
1234 * 6789 = 0001 0010 0011 0100 * 0110 0111 1000 1001.
How do I do this? Can you give an explanation on how to do ...
-1
votes
2
answers
96
views
How is the PC reset on startup?
I am reading a book about digital design. There it says in a side note that the PC (program counter) is reset to 0x00000000 upon startup. But I am wondering, how is this really done?
There must be a ...
- 217
1
vote
1
answer
75
views
How would I externally drive the Reset signal alongside a classic Power-On Reset circuit?
Say I have a D Flip Flop and I have a resistor, capacitor, diode, and Schmitt buffer to keep its reset line low for a few ms during startup (as per this answer)
This takes care of power-on, but during ...
- 390
-1
votes
0
answers
61
views
VHDL FSM with several counters
I am trying to create a FSM that gets a 128-bit-long serial input and outputs it in a parallel way. The final goal is to synthesise the code for an ASIC implementation using Cadence environment. ...
2
votes
1
answer
85
views
Is Quine–McCluskey algorithm globally optimal or is there a better way for K-Map reduction?
A bit of context...
We are working on a project to convert FA (Finite Automata) to Digital Sequential Circuits and vice-versa.
In this process we came across a step: Reduction of Karnaugh (K-Maps).
...
0
votes
1
answer
87
views
Identify this chip is on a Dell OptiPlex 745 motherboard
I have a Dell OptiPlex 745 motherboard. I am unable to identify the below chip.
- 21
1
vote
1
answer
91
views
Puzzling CD4060 behavior
Objective
To achieve a 12-hour interval between 30-minute runs (on for 30 minutes, off for 12 hours).
Circuit
On (foolishly) thinking that this would be implemented more simply using discrete ICs as ...
0
votes
2
answers
75
views
To drive current with open-collector gate when input is high, do I need a buffer or an inverter?
Once upon a time I knew the answer, or could just try it. But with distance I forgot. When I use an open collector, I do it to drive some load. So High means current is flowing. But when it is used as ...
- 1,135
0
votes
0
answers
37
views
What is order of signals in streaming interface handshake?
A simple streaming interface consists of two signals, ready and valid. The streaming source asserts its valid output and the streaming sink asserts its ready output.
Data is transmitted when ready and ...
- 9,687
-1
votes
1
answer
54
views
Disconnect mains voltage when voltage or frequency is out of spec [closed]
I am designing a panel that needs to disconnect single phase mains when the frequency or voltage is higher/lower than specified values. I plan to disconnect both live and neutral via a DPDT relay. The ...
- 63
0
votes
1
answer
102
views
Frequency counter schematic
I was wondering what's wrong with my Proteus schematic.
This schematic is supposed to show the frequency in Hertz on the display but instead only three zeroes are displayed.
Is there any component ...
- 1
0
votes
1
answer
88
views
How to create a mod-100 counter with two 7-segment displays using JK flip-flops?
Here is my whole diagram.
There is no output while also clock is ticking...
I think there is a problem with the counter, but I can't figure it out.
I use rising-edge flipflops.
- 3
-1
votes
1
answer
64
views
Motor Controller Cloning Service? [closed]
I am a total amateur and seek the hardware engineer wizards that frequent this website, lol.
Anyway, does there exist a service to clone a PCB given just a few pictures?
Does a service exist that will ...
- 1
-2
votes
0
answers
38
views
Generate appropriate signals triggered by user input signal [closed]
The clock signal is fixed by default
There is a input signal defined by me, if I give the input a pulse, it will trigger signal A, B, C.
The signals like A B C can be short/long pulses or step ...
1
vote
1
answer
34
views
A high-voltage logic part in PSpice
I'm trying to build the following part of a circuit:
I'm wondering what the part is that has "HI" written on it; I couldn't find it in any PSpice guide.
1
vote
4
answers
182
views
74xxx logic. Cheapest, most space saving way to invert 10 logic outputs
Please see this circuit.
I'm trying to design a circuit that allows you to use a single button to increment a counter from 0 to 9 (then it will loop). Diode logic will convert the 10 logic outputs to ...
- 289
0
votes
2
answers
43
views
Undefined(U) values in Vivado sim
I am designing a nanoprocessor and below is my instruction decoder code. As you can see I have used case statements for specific operations based on the input signal.
Because of this, as you can see, ...
- 11
0
votes
1
answer
70
views
How is the output (input but inverted) of a hex inverter affected by how I approach the Chip with my human body?
Currently I am messing around with the HC74 4049 Hex Inverter, which has the following pinout:
I began by connecting one input (marked by the lowest brown stripe on the breadboard) to the first input ...
0
votes
1
answer
84
views
Three-state buffer SPI termination requirements
I have question regarding SPI termination when using three-state buffers:
Do we need termination resistor from master to three-state buffers (since ICs are very close)
If we do, then do calculate the ...
- 479
1
vote
2
answers
163
views
Is there a general algorithm to give result for designing m:1 mux using n:1 muxes where n<m?
I have seen a lot of examples like using 4:1 muxes to create a single 8:1 mux or using 2:1 muxes to create a single 16:1 mux. However, so far I have not seen a general purpose algorithm which can tell ...
- 9,687
-1
votes
2
answers
64
views
Show how two 74293 chips can be connected to become an 8-bit counter
In the logic symbol below, in order to create an 8-bit counter, how should I make the connections so that each 74293 chip (4-bit counter) can turn into an 8-bit counter?
I know that in an asynchronous ...
3
votes
2
answers
111
views
Reading a file in Verilog
I want to read a file in Verilog that contains both positive and negative numbers. For example, the file contents are:
-4
20
28
-52
and so on.
Also, after reading ...
- 53
0
votes
2
answers
99
views
Source of noise
The picture shows the circuit I am working on. A sinusoidal burst of 4 MHz (24 cycles) is generated from a waveform generator. This sinusoidal input is connected to a comparator IC through an SMB jack ...
-2
votes
0
answers
41
views
Controlling the RESET in this IC
I'm using this - Ethernet Switch IC - KSZ9897S
This is its Hardware Checklist.
On page 193 of the datasheet, they have provided the guidelines on how to connect a signal to the RESET pin.
My question ...
- 2,558
0
votes
2
answers
159
views
Create a logic circuit only using AND & OR gates
yesterday I had an exam, in which I still don't know how to resolve the problem.
The question of the exam was: Create a logic circuit with 4 inputs (A,B,C,D) using ONLY AND & OR with 2 INPUTS ...
- 27
0
votes
0
answers
51
views
Can a reset level from a voltage supervisor be controlled for power-on transitions?
This question is related to another circuit about I have talked in an previous post. But I think by the nature of the question, this must be treated apart, in a new post.
I need to keep a signal from ...
- 613
2
votes
1
answer
123
views
Correcting the lower output level of a square wave generator
I have assembled a square wave generator following this schematic from an old book.
R1 and R2 are both 1 kohm, C1 is 68 pF, and C2 is 2.2 nF. The author of the book claims that this combination is ...
2
votes
2
answers
123
views
How can I design a digital circuit where the output is 5 times the input? [closed]
I tried to solve this challenge by enhancing my skills in digital circuits, but could not solve it.
How can I design a digital circuit where the input is only 2 bits and the output equals 5 times the ...
- 31
0
votes
1
answer
45
views
Identifying Protocol Using a Logic Analyzer
I used a logic analyzer to read the data line from a small camera battery and would like to understand the authentication my camera is doing to the battery over the one data line. Is there any way to ...
- 123
1
vote
0
answers
57
views
CORDIC module for (0, 90)
I found this CORDIC Verilog code online. It calculates sine and cosine from (0, 360).
I was thinking if there is a way to modify it to (0, 90) and then use 4 such CORDIC modules in a pipelined ...
- 53
0
votes
1
answer
44
views
STM32H7 DMA not transferring correct values into TIM15 CCR1 register, why?
I feel like I am running out of options as to why this is occurring as the RM isn't that accurate to setup DMA + PWM using Timers.
The goal is to use TIM15 as a PWM generator running @ 800kHz running ...
- 1,337
1
vote
1
answer
60
views
SystemVerilog testbench giving don't care (X)
Can anyone help me figure out as to why I'm getting don't cares?
I think it's not reading the signaldata.txt file which is why it prints don't care.
...
- 53
1
vote
1
answer
60
views
D flip-flop frequency divider
I'm using a transmission gate base DFF to build a simple frequency divider.
It worked, but I'm getting some weird waveform at some intermediate nodes and the power consumption is high too (11 μW). ...
- 71
1
vote
1
answer
21
views
FSM for carpark system with 2 sensors
Basically, I want to design a system where a vehicle goes through one of the sensors, then both, then leaves one, leaves both and finally counter goes up by 1. I've been able to draw the graph below.
...
- 11
0
votes
1
answer
57
views
Error (10500): VHDL syntax error at setpoint.vhd(37) near text "when"; expecting ";"
It may be simple but I don`t know what's the error.
...
2
votes
1
answer
103
views
How to achieve signal gating with trigger input
I am currently working on a project that generates enable pulses of extremely diverse lengths from microseconds to days and under normal operation will start execution under a trigger input.
However, ...
- 51
0
votes
1
answer
36
views
Trying to understand how to design properly asynchronous signals in SystemVerilog
I have implemented a serial-in parallel-out register implemented in SystemVerilog:
...
- 965
0
votes
1
answer
70
views
"Tiny " XOR gate simulation not working
I am trying to implement this below XNOR circuit in Cadence. I am using GPDK 180nm and 1.8 V power supply.
Here is the schematic in Cadence. Doing a
DC simulation, I am not getting proper voltages at ...
- 459
1
vote
1
answer
54
views
In SystemVerilog, will assign a variable to itself within an always_comb block generate a latch?
In SystemVerilog, always_comb blocks must always specify the value of all the signals within them for all possible case branches ...
- 965
0
votes
0
answers
35
views
Strange behaviour AT28C64B
I recently got a bunch of AT2864B EEPROMs that I am using to make multiplexer for a display.
I've hooked up all values correctly and looked through my code countless times without any trace of such ...
- 1
0
votes
1
answer
33
views
Trigger falling signal on hi/low chatter
I want to use one of those tilt-ball switches on an interrupt with a microcontroller that can only trigger an interrupt on a signal FALLING from high to low, in a low power circuit.
The tilt ball ...
- 111
2
votes
1
answer
64
views
Is it acceptable to gate an SPI clock (sck) to disable it when ss is high? (in an FPGA)
As far as I know, gating a clock in an FPGA is a very bad design practice because it can lead to clock skew and higher power consumption. This is specially true for the system's main clock, but what ...
- 965
0
votes
2
answers
72
views
Which edges (h->l or l->h) does this circuit detect? [closed]
Which edges (h->l or l->h) does this circuit detect? When I simulate it, the output voltage is constant, so it does not seem like it would detect any edges, which I did not expect.
- 89
1
vote
1
answer
100
views
How does a TTL gate input strain an ALS-TTL gate output, and how does it strain a CMOS gate output?
How does a TTL gate input strain an ALS-TTL gate output, and how does it strain a CMOS gate output?
Or do you maybe know where I can find resources on the topic?
- 89
2
votes
3
answers
56
views
D flip-flop BCD upcounter
I am trying to design BCD upcounter (0~9) using Dff in Pspice.
From the state table below, my optimized boolean expression is like this:
input D8 = Q4Q2Q1 + Q8Q1’
input D4 = Q4’Q2Q1 + Q4Q2’ + Q4Q1’
...
- 31
0
votes
2
answers
43
views
Can circuit without memory give output depending on the order in which input pins were activated for non-commutative operations?
Going trough making small NAND based computer.
I have two input pins zy (zero 16 bit Array y), ny (negate bitwise 16 bit Array y).
Implementing each one separately or in connection is no problem but ...
0
votes
0
answers
38
views
Manchester encoding where the initial state is low
Is this correct? I thought in Manchester encoding the 0's had to be high-low transition, even if the initial state is assumed to be low and 1's low-high.
- 29
0
votes
0
answers
33
views
How to design, build and test synchronous sequential circuits using T-Flip Flops?
I want to Use T flip-flops to design the circuit specified by the state diagram of following figure. Zi represents the output of the circuit. This is my school project.
I did everything. But I cannot ...
- 1
0
votes
3
answers
107
views
Does VGA (video graphics array) carry an analog-modulated digital video signal?
If VGA (video graphics array) is analog, then how is it compatible with a digital monitor? When I say "digital monitor", I am referring to TFT LCD display monitor.
My guess is that maybe it ...
- 375