Questions tagged [divider]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
3
votes
3answers
202 views

Resistive divider as resistors approach 0 ohms

Resistive divider when R1 = R2, split voltage in half because V = IR, and resistors in series add as Rtot = R1 + R2. It seems like this must break down as R1/2 approach 0 ohms. Anyone have a good ...
1
vote
1answer
53 views

Capacitive voltage divider question

I see a few discussions on this but cannot really find the "definitive" answer. I am building an audio amp and have two modules, one requires 18-0-18V AC and the other 12-0V AC, the 12V ...
0
votes
1answer
58 views

ESP32 Input Voltage Divider, Concept

Thank you for reading. I have read many other voltage divider explanations and calculators on this site as well as the web. My application is using a voltage divider to lower a possible 5 V signal (...
1
vote
1answer
59 views

behavior of a pipelined divider

Divider can be made combinational, which uses more logic gates.. Divider can be made sequential, the throughput may stay the same, i.e. use as many stages as the width of the dividend (assuming width ...
0
votes
1answer
54 views

Warning: Gated clock check: Net ... is a gated clock net sourced by a combinatorial pin... using clock divider with Basys3 FPGA

I am trying to use a divider in order to make a modulus 10 counter on a Basys3 FPGA. The frequency of the FPGA's clock is 100 Mhz. I am getting the following warning when I try to use the clock ...
0
votes
0answers
46 views

About the 32-bit divider

I am currently working on a hardware design, its function is to realize the Taylor series of cosh. In it, I need to use a multiplier and a divider. They are both 32-bit input and 64-bit output. I ...
1
vote
3answers
247 views

Clock Divider in VHDL Code

I have a question about the process that I wrote to divider a 1MHz clock down to a 10kHz clock. I don't know why my code always splits up like it does below, if someone can edit it to look better and ...