Skip to main content

Questions tagged [eda]

Electronic design automation (EDA) tools are software packages to assist with electronic design. Common examples include schematic capture, PCB design, circuit anaylsis and chip level design tools.

Filter by
Sorted by
Tagged with
0 votes
0 answers
41 views

How can I determine how much power is in a frequency range via FFT in LTspice?

When using LTspice, I can see the FFT of a voltage. How can I see how much power is in a particular frequency band, and what portion of the total power it is? The FFT in LTspice is in dB, but it's ...
SRobertJames's user avatar
  • 1,135
0 votes
1 answer
79 views

How to best use Micro-Cap?

Several users of this site recommended I switch to Micro-Cap for simulation. I'm having trouble with their schematic capture: First, the symbols are very small compared to the text. Is there a way ...
SRobertJames's user avatar
  • 1,135
0 votes
0 answers
13 views

Questa instantiation during testbench issues

I'm new to EDA and trying to get the hang of simulations in Questa. I wrote the Verilog code "clock_divider" and the testbench "tb_clock_divider". They both compile successfully ...
Raquel's user avatar
  • 19
0 votes
1 answer
48 views

Help on LM324 SUBCKT model [closed]

I'm newbie in ngspice and having a hard time to understand the LM324 models downloaded from various sources. Made an example with 4 different instances to demonstrate my doubt. The idealOpAmp works as ...
Frederico Carlos Wilhelms's user avatar
7 votes
2 answers
2k views

What is this weird split circle symbol in a schematic?

I saw this weird symbol in a schematic and I couldn't find what it means. It was connected from one side to the shield and ground of a USB port. From the other side it was connected to the ground of a ...
Tadeáš Hrudka's user avatar
1 vote
2 answers
710 views

PCB Design Question - Power Plane or Fat Traces for High Current

I have designed my first pcb (4 layer) and I have a question about power planes versus power traces. I am using KiCad 7. I have tested the circuitry on a proto-board. I have a high current section (12-...
user1045680's user avatar
3 votes
1 answer
804 views

Can I Import a Netlist Into Kicad?

I'm a VHDL guy for work, and new to Kicad, so please forgive if this question is dumb. I find it tedious to copy and paste a lot of circuit chunks to get the large matrices of diodes, IGBT's, etc for ...
James Strieter's user avatar
0 votes
1 answer
159 views

Why do PCB designers opt for serpentine tuning and switchback tuning over spiral patterns when addressing length matching in their designs?

I am currently researching the length matching problem in the PCB EDA domain and am curious as to why tools such as Allegro and Altium primarily use accordion, trombone, and sawtooth patterns to ...
David Lee's user avatar
0 votes
1 answer
420 views

Fatal Error during SPICE Simulation of CMOS inverter on Tanner-EDA S-EDIT

I am trying to simulate the CMOS inverter (on the Tanner EDA S-edit tool). I am getting an error as follows - Error: Simulation file "C:\Users\Carl\AppData\Local\Temp\inv_layout_tb.tsim" ...
Achyuth SS's user avatar
1 vote
1 answer
205 views

How can I set two different clearances on two different layers in KiCad 6?

I have a four-layer board with a substantial 48 V section. According to IPC-2221, I can use a clearance of less than 6 mil between tracks on inner layers, but I need 24 mil clearance on the outer ...
user8577930's user avatar
1 vote
1 answer
267 views

Trouble finding/creating footprint for a specific switch (SP10T) in KiCAD

Well, I feel that time has passed me by (guess I'm old), as the local makerspace I've been visiting don't even do chemical etching anymore & the process of manufacturing a PCB from schematic to ...
Tempus Nomen's user avatar
2 votes
0 answers
271 views

Transferring SPICE models into Eagle

I am conscious that EDA questions may be off-topic, but I think this is a general use and operation question. I wrote this in the context of using Fusion 360/Eagle in circuit design. I am trying to ...
Tomi's user avatar
  • 301
4 votes
5 answers
824 views

PCB design for air quality measurements

I want to make a simple PCB with the following components: 1x CO₂, humidity and temperature sensor - SCD40 (Qwiic) from Sparkfun 1x 1.3 inch OLED display I2C SSH1106 from AZDelivery 1x TinyS3 (ESP32-...
Speedx's user avatar
  • 51
2 votes
2 answers
2k views

ISO/IEC Power/Ground Symbol in schematics?

Yet again, we are debating with colleagues to choose the correct power symbols in our schematics. Some argue that using the horizontal 4-lines symbol for GND is a misunderstanding because this is not ...
nowox's user avatar
  • 847
0 votes
1 answer
492 views

Syntax Help: VHDL Syntax Error at *.vhd near text ["process", "behave"] expecting "if"

Problem I'm developing a simple LED blinking system in Quartus Prime Lite 18.1 to be instantiated on a DE0-Nano development board that makes use of the Cyclone IV E generation of Intel FPGAs. To do so ...
Mark Musil's user avatar
2 votes
2 answers
207 views

Old EDA software for Mac called "EDS"

So we have some old schematics at work that were ostensibly made by an EDA software called "RUN" "EDS" probably sometime in the early 90s. Supposedly this software ran under the ...
Lucas's user avatar
  • 525
1 vote
0 answers
64 views

In KiCad (new user) I can no longer create a netlist file. It aborts with an error loading board file: Unknown token "export"

My “Multi-Edit” notes on the first line "export:" See text immediately below: ...
Virgil's user avatar
  • 11
-2 votes
3 answers
295 views

What software has been used to make this circuit diagram [closed]

I am new to EDA tools, I use xcircuit to draw circuits but that is very time consuming. I see these diagram a lot on internet with green wires and blue labels that look nicer than xcircuit: What EDA ...
Kutsit's user avatar
  • 261
1 vote
3 answers
344 views

How to check if all the signals used have been reset in a VHDL process?

I sometimes make mistake when changing VHDL code to add new functionality that, the new signals added into the VHDL process are not reset when the reset state is asserted. This mistake could be quite ...
quantum231's user avatar
17 votes
5 answers
3k views

What is the meaning of the term "schematic capture"?

I have been trying to understand what the term "schematic capture" means, what it involves and what it doesn't involve. Does it mean being capable of understanding or perhaps drawing some ...
cesar's user avatar
  • 369
2 votes
2 answers
2k views

How to store a configuration on an FPGA

I have a question about Nexys A7-100T development board that I want to use as a debugging tool for another project. I will provide some background info below: I have a sensor that is sending square ...
David777's user avatar
  • 1,555
-2 votes
1 answer
264 views

why EDA industry has moved on from vhdl to verilog/system verilog? [closed]

And is there a chance of re-emergence of VHDL in commercial VLSI/EDA professions as an in demand skill?
lousycoder's user avatar
0 votes
1 answer
687 views

JLCPCB BOM won't work

I've been designing a board for manufacturing with JLCPCB. I've finished all the design and created gerber files etc. Now I'm at the step of creating a BOM from KiCad that works with JLCPCB (I need to ...
jerrybenny18's user avatar
0 votes
0 answers
2k views

How to use the dft function in Cadence Virtuoso Calculator?

I had the following setting for the dft function in Cadence Virtuoso Calculator: But it gave me some negative values in the spectrum: So why there are negative values? Is there anything wrong in the ...
Underdog's user avatar
  • 377
1 vote
0 answers
61 views

Facing Problem In EasyEDA

I can't find the SMT type option in EasyEDA. Is it a new update or I messed up something? And what is a paste type? Please someone help me on getting the SMT type option back. There is no resource ...
Sadat Rafi's user avatar
  • 2,519
0 votes
1 answer
592 views

KiCAD: addting a micro via to a footprint

I need to make a footprint in KiCAD that has a micro via. Is this possible? The footprint will sit on a 4-layer board and I need a micro via from F.Cu to In1.Cu.
Robert's user avatar
  • 101
1 vote
2 answers
553 views

EasyEDA DRC diameter error

I'm having a DRC error for the diameter of a trace. The error: Diameter: 0.61mm(24mil) DRC Diameter: 0.61mm(24.016)mil This has been discussed here and here with ...
jtlindsey's user avatar
  • 121
1 vote
2 answers
1k views

HSPICE command naming weirdness

I have a simple digital invert circuit using ASAP7 nmos and pmos transistors. When I use Synopsys HSPICE to simulate the below script, it throws an error ...
user2698's user avatar
  • 113
0 votes
1 answer
125 views

Altium Designer component search

I am coming from Autodesk Eagle and I am new to Altium Designer. I just have a quick question. In Eagle I was able to have a lot of different libraries available in my library manager and whenever I ...
tlubes's user avatar
  • 171
0 votes
1 answer
63 views

Working with Mentor Graphics xPCB Planner\xPCB Layout and OrCAD

I'm working with Mentor Graphics xPCB Planner (very similar to xPCB Layout) for placement and OrCAD Capture CIS 16.5 for schematic design. I'm interested in working with both tools in parallel, where ...
Firas Abd El Gani's user avatar
1 vote
2 answers
644 views

Altium 365 - changing the default comment

Recently, our company decided to move to Altium 365 since we are starting a big project where multiple people will be working on a single project. We have a local library that is up to date and used ...
dantex47's user avatar
1 vote
0 answers
72 views

Is there a built in program in any of the top EDA software to ease production of Technical Publications?

I have been assigned to design a PCB and now I have to create Technical Documentation for in-house use. I tried googling this information but it shows the documentation for the software which is not ...
Shridhar Sharma's user avatar
0 votes
1 answer
128 views

Is it a good idea to have a power plane and route power selectively?

Hopefully not too general of a question but: in a 4 layer design with the following stackup: Top GND (solid plane) Power (solid plane) Bottom Is it a bad idea, given the above, to ever route power ...
jsinglet's user avatar
  • 209
1 vote
1 answer
87 views

How do I EM-Extract a subcircuit and define a different em/drawing-layer than the original circuit in AWR?

I have a 4-layer project in AWR/MWOffice and have built a parameterized microstrip inductor schematic (named "spiral") with a "Line Type" of layer1 that I wish to reuse on another ...
KJ7LNW's user avatar
  • 2,056
1 vote
1 answer
514 views

Difference between 'high in vhdl and $high in verilog

Is there any difference between 'high in vhdl and $high in verilog??
simran's user avatar
  • 21
-1 votes
1 answer
153 views

What EDA do professionals use usually? [closed]

In my internship, I get to use Cadence (Allegro/OrCad) for PCB designing. I was seriously shocked how complicated it is (very specific on each components). At the same time, it feels like a very ...
Jacfger Fung's user avatar
0 votes
3 answers
237 views

Is it okay if I undo traces in EasyEDA?

I'm new to PCB design. I am using EasyEDA. I'm currently designing a PCB with around 50 connections. I did 48 of them myself and ran the AutoRouter for the other two. The AutoRouter has made the ...
MLpranav's user avatar
2 votes
4 answers
558 views

Freerouter doesn't want to route to inside an FPGA

Prefacing this by saying I'm entirely new to designing electronics for a PCB and I've only worked with breadboards before, so if there's more that I'm doing wrong in my project besides just the PCB ...
Aly's user avatar
  • 123
0 votes
1 answer
26 views

xcircuit: make user defined object (hit m key) doesn't give a pop-up dialog like the docs say

I'm using xcircuit v3.10 rev 12 on arch linux. When I draw a new object and press the m key (or select edit-> make user object) the docs say I should get a popup dialog prompting me for a name. ...
electrogas's user avatar
2 votes
2 answers
1k views

Are there MOS VLSI Process Design Kits (SPICE models) for free SPICE simulators?

I want to do some proof-of-concept work in IC analogue IC design. I know that plenty of free circuit simulators exist (LTSpce, NgSpice etc.), however they are meant for PCB simulation and most perform ...
Olaf Sikorski's user avatar
15 votes
5 answers
3k views

PCB design using code instead of clicking a mouse? [closed]

I'm just getting into PCB design and I generally have trouble learning how to use GUIs with menus and mouse clicking. Do some engineers use something more like code to generate PCBs?
guidoism's user avatar
  • 295
1 vote
1 answer
82 views

Via Template option is disabled

When I'm doing the connection, and I want to switch the layers (TOP to BOTTOM via Via), Altium automatically select some default values of Via size. I made my own Via Template, but the "Via Template" ...
GAMELASTER's user avatar
2 votes
1 answer
3k views

What is the difference Verilog race condition, X's propagation and Metastability?

I'm trying to understand Verilog Race Condition X's propagation and Metastability with http:/...
al01's user avatar
  • 33
0 votes
2 answers
506 views

Schematic to PDF [closed]

I have 3 schematics files. I want to convert those to PDF format. I don't have the full version of software that can do it. Is there any other way to do the conversion? The free trial version is ...
scico111's user avatar
  • 907
3 votes
1 answer
840 views

Kicad: Drag with left button mouse click by default when working with Eeschema

I want to change default behavior of left mouse click when working with Eeschema. Is it possible to change it from Move (M key) -> Drag (G key) when I select one/many elements? I'm using KiCAD 5.0 on ...
felixd's user avatar
  • 33
0 votes
1 answer
1k views

Eagle - Custom pad shape for SMT inductor

I'm trying to make the following footprint in Eagle for an SMT inductor: I understood how to make D-shape pads and similar, but this is driving me nuts: my idea was to enclose a pad into a polygon ...
C.Slade's user avatar
  • 133
0 votes
1 answer
623 views

Machine learning for floorplanning

I have an educational assignment to make an floor-planning tool. Can I use machine learning in some part of the algorithm? For example, I was reading the book Algorithms for VLSI Physical Design ...
user3132457's user avatar
2 votes
0 answers
421 views

Reversed silk screening on EasyEDA

Just a quick one. I'm not sure if the text should be mirrored on the bottom layer of EasyEDA. It seems okay in the 3D preview, but when I upload the gerber to JLC their preview shows it still reversed....
Oleenick's user avatar
  • 117
1 vote
1 answer
246 views

Accidentally Pasted Beyond Origin in Altium

I'm new in Altium and I accidentally pasted some pads and components(the ones at the bottom corner) from another pcb file but I wasn't aware of it at first because it didn't show on the sheet on the ...
Rhay Aguilar's user avatar
3 votes
1 answer
854 views

PCB power supply layout considerations

I'm designing a circuit that steps down 230v AC to 12v DC and then uses an MCP73213 IC to charge a 7.4v li-po battery. There is also functionality to switch over to the battery supply if there is no ...
Blargian's user avatar
  • 869