Questions tagged [fifo]
FIFO (First In, First Out) is one way of managing a buffer for data
98
questions
2
votes
2
answers
82
views
FT232H FIFO slow USB?
So, I have an FT232H chip, specifically this breakout.
I'm trying to read data as fast as possible from it, so I've set it to synchronous 245 FIFO mode, which the datasheet says should yield up to 40 ...
- 167
0
votes
3
answers
73
views
Determine which clock of a compound sensitivity list triggered always block
I am trying to implement a non-synthesizable dual-clock FIFO in Verilog (solely for testbench purposes). Since the FIFO has to operate correctly even when both clocks toggle precisely at the same ...
- 247
0
votes
0
answers
33
views
IIM-42352 interrupt triggers multiple times, when condition is only met once
Currently I am working with esp32-s3-mini system which communicates with IIM-42352 accelerometer via SPI.
My configurations are as follows:
*FIFO mode- stream to FIFO
*Packet size- 16 bytes
*Interrupt ...
- 317
0
votes
2
answers
128
views
Shared FIFO control module between UART, PS/2 protocol, UART is ok, PS/2 has issue locking on to packets during read
I have brought over a design from a previously provided source in my FPGA. This is the FIFO controller for my system that gets instantiated in both UART sub system, as well as PS/2 sub system. The ...
- 171
1
vote
1
answer
450
views
Verification of asynchronous FIFO
I am completely new to the SystemVerilog world, and I am trying to verify the asynchronous FIFO made by Cummings.
The goal is to verify this design by using the Tb components, so no UVM at all. I ...
1
vote
1
answer
63
views
Asynchronous FIFO: Should I focus only on the top_level or maybe focus on the modules within the top_level design?
For the first time, I am approaching the world of Verification by using SystemVerilog, and I have learnt about the TB components only recently (Generator, Driver, Monitor etc.). My actual task right ...
0
votes
1
answer
103
views
Importance of ADC Speed for Accelerator Pedal Position Sensor (APPS)
We are building a electric vehicle and need an accelerator pedal position system.
We have the circuit designed as shown below.
When simulating our circuit, the ADC speed of the Arduino Uno seemed slow....
- 173
0
votes
1
answer
99
views
How to post various register updates from FPGA to CPU?
I hope this is not too broad a question, I try to be as specific as I can. I am using a Zynq SoC with FPGA and CPU. I am using the FPGA for a lot of DSP, that depends on many register values. In most ...
- 18.9k
-2
votes
1
answer
473
views
STA timing closure for asynchronous FIFO
I have implemented an asynchronous FIFO
However, I have setup timing violation when read_clk is having phase shift of 270 degrees , and write_clk is having phase shift of 90 degrees.
Both read_clk and ...
- 497
0
votes
1
answer
387
views
What are the possible strategies to transfer data from an FPGA accelerator to a hard-core CPU? [closed]
I am beginning with FPGAs and I am working on an accelerator that acquires data from a microphone (Pulse Density Modulation) and extracts a single frequency from the signal.
My accelerator is ...
- 162
2
votes
1
answer
215
views
VHDL FIFO w/ RAM
I've been tasked with designing a FIFO in VHDL for the block diagram below. I understand the general mechanism of how a simple FIFO works, but I've been struggling with how to connect the address from ...
- 31
0
votes
1
answer
132
views
Why do most FIFO chips have a 9-bit bus?
For example, on DigiKey, many FIFO memory chips have 9-bit or 18-bit words:
https://www.digikey.com/en/products/filter/logic-fifos-memory/707
Is this to be used as a parity bit? It just seems strange ...
- 131
1
vote
0
answers
440
views
How to initialize STM32F401 DMA SPI Slave with an empty FIFO Tx? (Or how to flush it?)
I am using the DMA SPI as slave on a STM32F401. I use:
DMA SPI SlaveHAL_SPI_TransmitReceive_DMA(&hspi2, pTxData, pRxData, len};
When I do this a len amount of ...
- 105
0
votes
0
answers
163
views
Difference between Gowin FIFO and FIFO HS IP
The question: what are the differences between the two Gowin's IP modules: FIFO and FIFO HS?
I can only assume, that HS stands for "high speed", hence it should be preferred over non-HS ...
- 412
1
vote
0
answers
295
views
Command control for axi data mover block
I am a beginner in microcontroller programming and looking for a DMA block which will be a "bridge" between SPI and CPU ( memory).
I have found AXI Data Mover block in IP catalogue of VIVADO....
- 25
-1
votes
2
answers
419
views
How to avoid empty FIFO when the read clk is higher than the write clk
I have an ADC, and, in order to avoid sync problems, I have used a FIFO with two different clocks: one for the write operation, that works at the ADC clock frequency and the other, FPGA clock that is ...
- 15
1
vote
1
answer
247
views
MAX14830 SPI UART Bridge not transmitting
I am using a MAX14830 SPI-UART bridge. I am trying to initialize the chip and get it to transmit a few bytes out of one of its UART. I can write to the UART's THR register, which gets added to the ...
- 15
7
votes
2
answers
3k
views
Need for Almost Empty and Almost Full flags in a FIFO buffer
I read somewhere that some implementations of FIFOs have almost full and almost empty flags, the threshold for which can be set by any particular user. It was explained that a need for such flags ...
- 71
0
votes
1
answer
445
views
Writing into a full FIFO
I am using a FIFO as a temporary memory block to store values and then perform some calculations between the neighboring values once the FIFO becomes full. After the calculations are finished, I would ...
- 558
-1
votes
1
answer
141
views
FIFO queue: how it works? queueless?
I study FIFO by myself using tutorials and lectures which are available (free access). Currently I am reading about FIFO queue. I have read , it provide a way to ensure messages are delivered in-order ...
- 31
0
votes
1
answer
133
views
SPI slave: Store received byte? [closed]
SPI slave receives bit per bit (mosi) every clk and when a byte is completed (process A), this byte of data will be sent to the next process B (FlipFlop). If process B detects byte, process A starts a ...
- 31
0
votes
2
answers
806
views
Using BRAM as buffer
I'm trying to implement a buffer for an image processing pipeline and need to load data into BRAM.
I've been following an online tutorial (https://www.youtube.com/watch?v=n35zS__YEFQ) for implementing ...
- 282
2
votes
1
answer
506
views
Asynchronous FIFO design with PULSE synchronizer
I'm trying to understand various implementations of asynchronous FIFO from the following link
https://inst.eecs.berkeley.edu/~cs150/sp10/Collections/Discussion/Honors/Honors14_1PP.pdf
In the slide 7 ...
- 499
0
votes
1
answer
743
views
Why do we use a gray encoded signal by 2 stage flip-flop in asynchronous FIFO to avoid race-condition issue? [duplicate]
In the FIFO design, to compare the rptr and wptr, we are feeding one signal into another clock domain.
The rptr which is coming from the slow clock domain to faster one can be synchronized with sync ...
- 581
1
vote
3
answers
577
views
What is the specific reason for using FIFO in the asynchronous domain in VLSI?
I was wondering that the reason is of using FIFO in the asynchronous domain in VLSI.
Basically, to prevent x propagation in the asynchronous domain (aka CDC domain), it was taken care of by the two-...
- 581
1
vote
0
answers
182
views
FT2232H Asynchronous FIFO mode
Has anyone seen an FT2232H port not go into the mode set into the EEPROM? I've got a device that is programmed to be in asynchronous FIFO mode on port A, but functions as though it's still in UART ...
- 73
0
votes
1
answer
291
views
How to decide when to use flop or RAM based fifo?
Trying to figure out what are the tradeoff like power, size when deciding between using a flop or RAM based fifo ? Any known publications ?
- 109
0
votes
1
answer
357
views
How Does One Do Block RAM Inference on Altera Cyclone 10 LP FPGA Boards in Verilog [closed]
I have tried to google for this a lot but I can't seem to find anything.
- 39
1
vote
1
answer
627
views
0
votes
1
answer
69
views
FPGA Timing Constrain Problem
I am using the Cyclone V DE1-SoC in transferring data between HPS and ...
1
vote
1
answer
392
views
There is a way to write into FIFO on both clock edges?
Im using Lattice ECP3 FPGA, didnt found any information about it on the internet.
I have ADC which providing me 12bits data on both clock edges, so I used Lattice High Speed I/O Interface:
This ...
- 505
1
vote
0
answers
239
views
Huge spikes and sudden offset in accelerometer data (FRDM-K64F & ADXL357)
I'm working with vibration analysis on electric motors (AC). I have a mBed FRDM-K64F with a EVAL-ADXL357 connected to it - mounted onto a motor.
The device samples from the FIFO 4000 times per second,...
0
votes
1
answer
97
views
FIFO Clock Setup for CMOS Detector
When attempting to construct a miniature laser beam profiler with the Omnivision OV7740 CMOS detector and an Arduino Due, I am running into some problems with FIFO reading/writing. From the datasheet, ...
user234217
0
votes
0
answers
284
views
Why bad data is read from SPI Flash
I have a device in which there is a SPI flash and a I2C EEPROM, W25Q256JV (32MB) and AT24C1024 (1MB) respectively.
The MCU writes data packets in the flash fifo and saves its read write pointers in ...
- 1,461
1
vote
1
answer
830
views
How to instantiate a FIFO on an iCE40 FPGA?
The Memory Usage Guide for the Lattice iCE40 FPGAs implies that the embedded block RAM can be configured in various ways, including as a FIFO, but it gives no details about how to do this.
Is there ...
- 27.1k
0
votes
0
answers
399
views
Max baudrate of FT2232H in synchronous FIFO mode
In datasheet at FT2232H chip:
The FT2232H has the following advanced functions:
...
Single channel synchronous FIFO mode for transfers upto 40 Mbytes/Sec.
...
I configure device ...
- 103
1
vote
2
answers
319
views
How to design asynchronous LIFO?
Is it possible to design asynchronous LIFO ( i.e. LIFO with different READ and WRITE clock)
In FIFO , we need to change the write address pointer only on wr_clk while in LIFO we need to change the ...
8
votes
1
answer
3k
views
gray code clock domain crossing FIFO fast to slow
I'm trying to understand how clock crossing FIFOs are implemented, and the usual answer I see to convert the read/write address pointers to gray code and then pass through synchronizer circuits into ...
- 1,041
0
votes
1
answer
57
views
Does a FIFO data buffer need to have the data be registered?
I'm trying to implement a 64 bit FIFO Data Buffer in Verilog. My design allows for data to be written at 4 bytes or 1 byte at a time, and I'm simply using two multiplexers with control signals for ...
0
votes
2
answers
2k
views
Single Clock FIFO with Single Port RAM
I wanted to make use of a single port RAM to be a single clock FIFO in verilog for an asic project , due to some constraints i can not use the dual port RAM. My confusion is when I have to perform ...
1
vote
1
answer
290
views
What are the use cases of FIFO Half-Full and Three-Quarter Full interrupts in Receive FIFO of a UART?
I am implementing a protocol decoder which receives bytes through UART of a microcontroller. The ISR takes bytes from the UART peripheral and puts it in a ring buffer. The main loop reads from the ...
- 211
0
votes
2
answers
2k
views
Simultaneous write and read to/from a FIFO
Could someone, please, clarify whether or not I could simultaneously read and write from the soft FIFO described in this document on p.157? It does say that I can use separate read and write clocks. I ...
- 3,142
0
votes
1
answer
545
views
Asynchronous FIFO in clock domain crossing
Clock domain crossing issue can be solved by using asynchronus FIFO with input frequency f1 is of the source domain and f2 is of the destination frequency.
If the data is sent in bursts, depth can be ...
4
votes
3
answers
846
views
Verilog router design and best way to handle variable size packets in verilog?
I have a synthesizable Verilog/logical design question. My question is more logical than syntax.
I wish to implement some sort of router that has three input/output ports of full-duplex UART RS232, ...
- 41
1
vote
2
answers
456
views
VHDL: ADC to USB Buffering using Fifo
I am trying to understand what is the correct way of doing such application, so please do not ask for complete code because each component is working fine on its own. I am struggling in the way of ...
- 139
0
votes
1
answer
2k
views
FIFO Buffer (Circular/ring buffer) for packet storage
I am developing a simple radio transmission network using B-L072Z-LRWAN1 boards. The network structure is formed by:
One board acting as a gateway (where data is received).
Multiple boards acting as ...
user197178
1
vote
1
answer
1k
views
In digital logic, when given a requirement of a 64 byte FIFO, is it possible to calculate the width and depth?
I have an input device that can write in either serial, 8-bit parallel, or 16-bit parallel. I know the input frequency and max write speed of those data formats.
I am given a requirement of a "64 ...
- 235
0
votes
1
answer
1k
views
Problem FIFO in the implementation (VHDL)
I was working in that for the past five days and I don't know what happened. I must implement a FIFO to send some information, I attach the FIFO that I use. As you can see in the code, this FIFO using ...
0
votes
2
answers
621
views
Analyzing the SX1276 FIFO implementation
I've been through the HopeRF95W datasheet a couple of times; some parts less and some parts more.
The Payload Data Extraction from FIFO on page 36 is really very clear and concise.
Once the ...
- 251
-2
votes
1
answer
139
views
Programming a microcontroller
I'm quite new in this, so I was hoping if someone could put me on a right track for programming PIC24FJ128GA202
In my new work position I was handed a task to program the mentioned mcu as a learning ...
