Skip to main content

Questions tagged [fixed-point]

A number with a fixed number of digits before or after an implied decimal point. It contrasts with the floating point number representation. Often used in place of floating point numbers if hardware floating point unit is not present.

Filter by
Sorted by
Tagged with
1 vote
1 answer
62 views

Problem with two's complement fixed point arithmetic in hardware

I am trying to implement a basic spiking neural network on FPGA, and have came across a problem. The design uses fixed point binary addition and subtraction to sum input values. As weights can be ...
David777's user avatar
  • 1,555
2 votes
2 answers
96 views

Fixed point multiplication circuit in HDL doesn't work as expected

I am implementing a fixed point multiplication circuit in SystemVerilog to multiply 2 64-bit numbers, each has 20 bits of decimal part (which remains 44 bits of integer part). The problem is the ...
Becker's user avatar
  • 75
0 votes
1 answer
400 views

How to convert floating point numbers to fixed point for use in a Verilog table? [closed]

I have a LUT in I need to assign values. They are in the range of 0 to 3.3. This is the code: ...
DaveFenner's user avatar
3 votes
4 answers
2k views

Multiplication of two binary numbers in fixed point arithmetic

I'm performing some operations with fractional numbers in a 16-bit FIXED-POINT processor. I have to multiply the numbers \$ x=-6.35 \$, represented in \$ Q_{11} \$, and \$ y=-0.1 \$, represented in \$...
Granger Obliviate's user avatar
0 votes
2 answers
129 views

ACS71020 current value confusing

I have a quick question regarding the ACS71020 chip. I am using SPI to communicate with this chip, and the iRMS value is represented as a "15-bit fixed point number with 14 fractional bits". ...
John's user avatar
  • 1
0 votes
1 answer
1k views

Input and output array for CMSIS DSP Real FFT Q15 functions

The first question: in the documentations for CMSIS DSP real FFT functions, it is mentioned : The FFT of a real N-point sequence has even symmetry in the frequency domain. The second half of the ...
Tirdad Sadri Nejad's user avatar
1 vote
1 answer
202 views

Interpretation of I2S data

I am working with a TI PCM1807 ADC (datasheet: https://www.ti.com/lit/ds/symlink/pcm1807.pdf) and try do some signal processing on a FPGA. The PCM1807 output is I2S. I was wondering how to interpret ...
le_audio's user avatar
0 votes
2 answers
1k views

Pulse generator in Simulink Matlab

I want to generate a pulse in Matlab Simulink fixed point solver. The step size in the Simulink fixed solver is 1e-06, but I need a pulse width of 2e-08. The figure shows the clear requirement of ...
NarPad9's user avatar
0 votes
1 answer
777 views

How to convert fixed point binary numbers to BCD? [duplicate]

I am trying to make a calculator that can do fixed point calculations but I don't know how to display them in decimal (BCD). People have told me to use reverse double dabble but I am looking for ...
Konrad Zuse's user avatar
1 vote
1 answer
5k views

Use floating values in VHDL code

Assume I want to have a continous sine signal as input to my VHDL code. The values will be of type float since it will take on non-integer values for example: 10.5 mA. How do I manage these numbers ...
bojee's user avatar
  • 35
0 votes
1 answer
1k views

Range of unsigned fixed point division in VHDL

I was thinking about the range a result signal should have to acommodate an unsigned fixed point division. Suppose we have: SIGNAL a : UFIXED (3 DOWNTO -3); SIGNAL b : UFIXED (4 DOWNTO -2); am I ...
cr4150n's user avatar
0 votes
2 answers
2k views

How to represent Negative real numbers in Fixed Point representation

I find this module for the addition of two Fixed Point Numbers. Manual for using this Module: https://opencores.org/project,verilog_fixed_point_math_library,manual How to add -1.5 (or any negative ...
Jay Patel's user avatar
  • 101
1 vote
0 answers
1k views

RFFT on 8192 samples in Q15 with CMSIS

I need to perform an FFT on a block of 8192 samples on an STM32F446 microcontroller. For that I wanted to use the CMSIS DSP library as it's available easily and optimised for the STM32F4. My 8192 ...
Florent's user avatar
  • 370
3 votes
1 answer
7k views

How to break multi digit number into separate digits in VHDL?

I found the method for c language.But I do not know how to perform this in VHDL. Let a fixed point number (12 downto -19) like 3456.478396 I need break this number entirely into separate numbers 3456....
oppo's user avatar
  • 547
0 votes
2 answers
128 views

Two single-precision versus one double-precision unit

Suppose you are designing a floating point unit, and it is desired that it be capable of both single precision and double precision operation, in the former case not by simply expanding the single ...
rwallace's user avatar
  • 563
4 votes
2 answers
6k views

Why does signed (2's complement) binary multiplication have different procedure than unsigned?

The 2's complement binary multiplication does not have same procedure as unsigned if the both operands do not have the same sign. What is the logic behind that? Does special consideration apply to ...
quantum231's user avatar
1 vote
1 answer
1k views

Can fixed point division be implemented using a divider that outputs quotient and remainder?

From what I have seen, division is a highly expensive operation in terms of time or area (tradeoff). It is usually implemented as an operation of continuous subtraction of a number from another number ...
quantum231's user avatar
0 votes
1 answer
2k views

Is it possible to show fixed point numbers as base 10 in modelsim wave?

If a person is creating a system using fixed point numbers a decimal point is implied. In this case, if one is going to use the wave window to see the result, it will be beneficial to see the actual ...
quantum231's user avatar