Questions tagged [flipflop]
a flip-flop or latch is a circuit that has two stable states and can be used to store state information.
940
questions
61
votes
9
answers
268k
views
Difference between latch and flip-flop?
What is the difference between a latch and a flip-flop?
What I am thinking is that a latch is equivalent to a flip-flop since it is used to store bits and is also equivalent to a register which is ...
- 1,103
32
votes
8
answers
7k
views
Why is the output of stateful elements often named Q?
In logic circuit diagrams, I've seen various conventions for naming inputs and outputs of logic gates and combinatorial circuits. However, stateful elements like latches and flip-flops often have ...
- 545
30
votes
4
answers
5k
views
Why aren't resistors being used in this flip-flop used in static MOS RAM?
In the book, Digital Computer Electronics, there is a diagram on page 140 (figure 9-4 a) of a flip-flop used in static MOS RAM to store a bit. The book says that Q3 and Q4 act like resistors, which ...
- 403
27
votes
6
answers
8k
views
What is a flip flop?
There seem to be a number of different definitions of flip-flops and latches out there, some of which are contradictory.
The Computer Science text book for the course I teach is probably the most ...
- 491
24
votes
4
answers
12k
views
When is using latches better than flip-flops in an FPGA that supports both?
The Question:
When is using latches better than flip-flops in an FPGA that supports both?
Background:
It is a well-known principle that level-sensitive transparent latches should be avoided in ...
- 992
21
votes
5
answers
41k
views
Why do we clock Flip Flops?
I am trying to understand Flip Flops & Latches. I am reading from Digital Logic book by Morris Mano. One thing I am not able to understand is why we clock flip-flops?
I understand why we need '...
- 595
19
votes
9
answers
61k
views
Make a momentary switch control a toggle
What are the simplest, cheapest, smallest ways to make a momentary switch produce a 2-state toggling output (latching momentary switch)?
In other words, the output is continuously low, and when you ...
- 27.8k
19
votes
1
answer
44k
views
What is the meaning of JK flip flop's J and K?
In D flip flop, D means DATA. In SR flip flop, S means SET and R means RESET. What is the meaning of JK flip flop's J and K?
- 305
16
votes
6
answers
5k
views
Why do cascading D-Flip Flops prevent metastability?
I understand what metastability is but don't understand how linking together flip flops reduces this?
If the output of the first flipflop is metastable, this gets used as input for the second one. ...
- 163
15
votes
4
answers
7k
views
What is the beginning state for Q in a SR latch?
In this diagram
what would be the beginning state for Q? Since the first NOR for S and R rely on previous results, there must be something for the first iteration?
NOTE:
I'm in a first year ...
- 271
15
votes
5
answers
26k
views
How to understand the SR Latch
I can't wrap my head around how the SR Latch works. Seemingly, you plug an input line from R, and another from S, and you are supposed to get results in Q and Q′.
However, both R and S require input ...
- 425
13
votes
4
answers
8k
views
What does it mean to "gate the clock"?
In my lecture notes I keep reading "do not gate the clock". I tried searching on the Internet, but I'm unable to find the exact meaning of this phrase.
- 257
12
votes
5
answers
69k
views
SR Flip-Flop: NOR or NAND?
I started studying flip-flops recently and I am stuck at this point:
At some video tutorials, people explain the SR flip-flop like this:
So they use NAND gates, producing a transition table like this:...
- 223
12
votes
3
answers
37k
views
Why is S=1, R=1 state forbidden in RS flip flop?
I have come across the RS flip flop & I have tried implementing that on a simulator & using actual logic gates. But I'm still not sure whether I have correctly understood the unstable or the ...
- 265
12
votes
2
answers
1k
views
What is this "flip-flop-like" circuit element from the Apollo Guidance Computer?
I've been trying to condense the pure NOR-gate based Apollo Guidance Computer schematics into a more higher level view of the logic elements and came across this interesting piece:
simulate this ...
- 325
10
votes
5
answers
3k
views
Setup and hold time output when violated
Consider a positive edge triggered D flip flop with input signal X with a setup time of 20 ns and a hold time of 0 ns. What will be the output?
C is clock signal with a period of 40 ns....
- 267
10
votes
2
answers
3k
views
How does electricty flow in a flip-flop circuit? I can't understand how memory bits work with NAND gates
Consider:
simulate this circuit – Schematic created using CircuitLab
The i bit is what we want to store, and the s bit is ...
10
votes
3
answers
5k
views
What does the D stand for in "D Flip-Flop"?
I'm rather interested in the history of eletrical engineering, and I've seen some discussion here and there about the origin of the names of the various flip flop circuits. Some time ago I took part ...
- 7,267
10
votes
1
answer
788
views
Falling edge detector sometimes doesn't work
I have a falling edge detector built based on a D flip-flop as shown in the following figure:
Components: 74hc74, 74ls04n, 74hc08
A sample output is shown below (I ...
- 153
10
votes
2
answers
2k
views
SR Latch (Flip Flop) beginning Inputs?
Ok this is probably a basic question, but I understand how SR latches work except one thing.
In the R input and S input you can make them 0 or 1.....but what about the input lines next to them (That ...
user3073
10
votes
6
answers
115k
views
What is race condition in flip-flops?
I've gone through two of my text books and consulted my teacher but nothing seems to clarify my doubts.
The two versions of race which I've been taught are -
When the S and R inputs of an SR ...
- 203
9
votes
3
answers
2k
views
How is the Q and Q' determined the first time in JK flip flop?
My background is in Computer Science, and this is my first time posting in electronics SE.
This is a circuit diagram of JK flip flop.
I don't understand how it works at the beginning, when the ...
- 91
9
votes
6
answers
30k
views
Rising edge pulse detector from logic gates
The circuits I describe are entirely made of 7400 series logic gates (7402, 7404 and 7408 ic).
I'm trying to build a rising (positive) edge pulse detector using logic gates.
The following circuit ...
- 169
9
votes
3
answers
438
views
Analysis of two D flip-flop designs based on D latches
I am trying to create D flip-flops with D latches. Below are 2 possible ones. (Note that they are both rising-edge triggered.)
I tried to analyze their behaviors at the clock edges.
For D flip-flop 1,...
- 923
8
votes
4
answers
3k
views
Why can't I make flip-flops in logic simulators?
I've been playing with a few logic simulators and don't understand why flip-flops are not working. I'm trying to implement a T flip-flop with NAND gates:
All the simulators I've tried give the same ...
- 191
8
votes
3
answers
10k
views
What is the purpose of a master-slave flip-flop?
Why is having a 2 stage flip-flop desirable? Are there advantages of having a master-slave compared to a one stage JK flip flop?
- 165
8
votes
6
answers
3k
views
Can someone explain the following flip-flop circuit?
I'm having trouble understand what's going on in this circuit. The question asks "what is the value of Q if \$\bar{R} = 1\$ and \$\bar{S} = 0\$" (as shown).
In this case, how can I determine what Q ...
- 227
8
votes
3
answers
2k
views
How is this CD4013 application supposed to work?
I'm trying to troubleshoot an issue in a synthesizer I have, an early 80s synthesizer from Roland called RS-09. I'm just starting to study logic and am perplexed by what's going on. In this ...
- 101
8
votes
2
answers
2k
views
Why do we need to synchronise asynchronous inputs in FSM?
I have been newly learning digital electronics. I know that there are gates which perform logic functions, I learned about RS-Latch, D-Latch and Master-Slave-D-Flip-Flop. Now that I can perform logic ...
- 105
8
votes
1
answer
31k
views
What are carry-lookahead adders and ripple-carry adders?
I see carry-lookahead adders and ripple-carry adders terms being used often. I have no idea what either means (nor the type of architecture they describe).
Can someone please explain what each one is,...
- 227
7
votes
3
answers
25k
views
What is hold time violation?
I am currently reading about Pulsed Latch Circuit. And there is a frequent mention of "hold time violation". Like:
For latch, "...data must be held for a longer period of time,
increasing the ...
- 309
7
votes
4
answers
15k
views
When should I use SR, D, JK, or T Flip flops?
In class I've learned about SR, D, JK, and T flip flops. From what I understand, you can construct any design by using any of them. So my question is when making a design, how does one choose which to ...
- 173
7
votes
3
answers
9k
views
What is wrong with my D flip-flop toggle switch?
Until a few weeks ago, I had never drawn a circuit diagram in my life, so bear with me. I am currently trying to design (in Logisim) a circuit that acts like a toggle switch, using only basic logic ...
- 297
7
votes
1
answer
3k
views
Understanding Flip Flops
I am trying to better understand how flip flops work. I am asked:
Desing a three-bit up/down counter using T-ff. It should include a
control input called Up(bar)/Down. If Up(bar)/down = 0, then ...
- 389
7
votes
2
answers
25k
views
How 1-bit was stored in Flip flop?
A flip flop is a sequential circuit and it stores a 1-bit value,
but it is designed using only basic, universal gates and a feedback circuit. How then is it able to store or handle a 1-bit value?
I ...
- 1,123
7
votes
3
answers
3k
views
Clocked edge-triggered timing (contamination delay)
I'm reading a book about computer architecture, and it says that, in clocked edge-triggered devices, the contamination delay is usually nonzero, and that the contamination delay for registers is ...
- 415
7
votes
5
answers
49k
views
What is the difference between registers, flip flops and latches?
I want the answer to the very basic level. I know what they mean individually, but what I am looking for is connection between them.
- 135
7
votes
1
answer
2k
views
Turning a microcontroller on with a flip flop
I'm working on debugging a circuit that I've built and am trying to wrap my head around an issue.
I have the following circuit (74LCV is an inverting flip flop and the NCP1400 is a boost converter):
...
- 275
7
votes
1
answer
1k
views
How do I design a clocked synchronous state machine for a combinational lock?
I need help in completing a task, I’m stuck on quite a few things. Since I’m very new to this topic on finite machines.
I’ve attempted the state diagram, state table, transition table, K-map values ...
- 227
6
votes
3
answers
2k
views
Detect the first rising edge of 3 input signals
I have 3 input signals which are pulse waveforms The output is switch to high once once all 3 first rising edges of 3 inputs are detected.
Is there a digital circuit from logic gates, flip flop that ...
- 1,623
6
votes
2
answers
4k
views
why in some circuit there is use of bubble followed by bar?
It is a circuit of ring counter. The clock here is negative triggered. but for set and clear it use bubble with bar.What is the need of bubble followed by bar. why it can not use a PRE and CLR (...
- 348
6
votes
4
answers
6k
views
What actually happens when both 1 input is given in RS flip flop circuit (physical change)?
This question is somewhat similar to:
Why is S=1, R=1 state forbidden in RS flip flop?
But I am asking what actually happens if both 1 input is given forcefully in R and S terminal of flip flop ...
- 541
6
votes
2
answers
1k
views
Do the logic gate inputs of 74HCXX integrated circuits exhibit a high impedance?
Do the inputs of the 74HC374-SMD D-type flip flop have high impedance inputs? In datasheet is stated that it has buffered inputs, I assume that means high impedance, right?
In other words, do I have ...
- 544
6
votes
2
answers
3k
views
Cross-coupled logic gates and timing
I had a hard time getting a right title for this question since I'm a software guy trying to get the basics of my hardware down. Since all computers basically start with logic gates and go from there ...
- 163
6
votes
2
answers
875
views
sequential circuits; clocked SR flip-flop
I'm learning about sequential logic and am wondering about the behavior of a clocked SR flip-flop.
If R=S=0, then the AND gates evaluate to 0. In that case, and if the recurrent inputs to the NOR ...
- 189
6
votes
2
answers
2k
views
master-slave flip-flops
im having some trouble finding an example of the time-instability that motivates the flip-flop. wherever i look, the explanations are awfully airy-fairy (or at least my understanding is). for example, ...
- 163
6
votes
1
answer
785
views
Latches and Two Phase Clocking in modern ASICs
Why are latches and 2 phase clocking schemes frowned upon in modern high speed ASIC design? I understand that single edge flip-flop based designs are easier on STA tools but are there any other good ...
- 420
5
votes
5
answers
3k
views
What happens if clock cycle is replaced with constant high voltage in a processor?
Would the data in registers change at light speed and maybe become unstable/undefined, or would the processor stop changing state altogether?
This post says:
To give all the gates time to change ...
- 235
5
votes
3
answers
2k
views
Where does the power supply go in an SR Latch?
I understand how an SR Latch works: is S is 1, it will set Q to 1. If R is 1 it will set Q to 0.
If both S and R are 0, the value of Q should remain unchanged (right?). So the circuit has these ...
- 153
5
votes
5
answers
466
views
Why are flip flops criss crossed
I want to simulate how a computer works using logic gates, now I am trying to build out the memory aspect of it.
After looking at various articles and books I see a lot of them using flip-flops/...
- 185