Newest 'fpga' Questions

0

votes

0answers

23 views

Where did I code my multiplier wrong?

I've wrote a verilog code for Multiplier (8bit). I'm not getting the right result. Kindly tell me where i went wrong. ...

asked 33 mins ago

Kuchi Yashwanth

51 bronze badge

1

vote

1answer

44 views

Lattice Diamond — How to identify which parts of design take most of FPGA resources?

I have a Lattice FPGA-targeted design which already takes approximately 95% of the SLICEs available on the device; pretty close to the chip capacity. Unfortunately, I need to add some more logic to it,...

fpga optimization lattice

asked 2 days ago

firegurafiku

1775 bronze badges

0

votes

0answers

50 views

VHDL Comb-filter in decimation

How to implement the following equation in vhdl: Y(n) = X(n) – X(n-4) ? My attempt ...

fpga filter vhdl

asked Apr 13 at 14:29

Jang Lee

11 bronze badge

0

votes

2answers

58 views

BSS138 level shifter causing problems

I have encountered a problem that I am unsure how to solve. As shown in the image at the bottom of the question, I have an FPGA (Nexys A7-100T) that generates signal to run a motor connected to a ...

fpga dc-motor driver fet

asked Apr 13 at 13:26

David777

7545 silver badges17 bronze badges

0

votes

0answers

15 views

Lattice Diamond assign unconnected poin

I used to work with the Lattice IceCube IDE where I just constrained all pins to the corresponding signal not matter whether they were actually used in the design or not. No I have to create a new ...

fpga lattice constraints

asked Apr 13 at 8:21

po.pe

2,2721 gold badge8 silver badges21 bronze badges

1

vote

0answers

10 views

Lattice iCECube2 cannot find clock in .sdc file

I've tried a zillion different ways to get the lattice iCECube2 tools to find a generated clock. How do I specify the .sdc file to see the output of baudgeninst, ...

fpga timing-analysis lattice

asked Apr 12 at 20:30

Sonicsmooth

1934 bronze badges

0

votes

0answers

29 views

STM32 in emmc-slave role. DMA transfer by both edges of external clock

I want to implement emmc protocol in a device role with STM32 (for now I've had ST-Nucleo-F767ZI and ST-Nucleo-F429ZI dev boards). Idea is to have a bridge to real emmc with STM32 as an adapter. STM32 ...

fpga stm32 timer dma emmc

asked Apr 11 at 21:08

j e

1

0

votes

1answer

69 views

Help developing rpm calculation from encoder pulses

I have having a bit of difficulty calculating rpm of a motor using feedback from an encoder. The encoder datasheet is attached here: Encoder datasheet. The encoder has two channels at 1000 PPR, so ...

fpga counter math algorithm rotary-encoder

asked Apr 11 at 11:29

David777

7545 silver badges17 bronze badges

0

votes

1answer

44 views

How to create a design that uses specific % of DFF and LUT count in FPGA to measure power dissipation?

I want to create a design which does not perform any specific useful function but utilizes specified amount of logic resource in the FPGA e.g 50% DFF and LUT or 50% DFF and 25% LUT e.t.c. I shall then ...

fpga power-dissipation

asked Apr 10 at 19:56

Quantum0xE7

1,1002 silver badges18 bronze badges

0

votes

1answer

49 views

LCD 16x2 (I2C) with FPGA (Altera Cyclone II)

this is the question, a few days ago I bought the FPGA Cyclone II development board from altera (I am a big fan of arduino and I have a variety of modules and others) at first I started studying ...

fpga i2c lcd intel-fpga

asked Apr 10 at 4:33

last-redman

31 bronze badge

4

votes

4answers

838 views

I'm trying to measure relativistic speeds with an FPGA — are my results legit?

I've been teaching myself FPGA programming in Verilog over the past year during the COVID-19 lockdown. I found a discussion of whether it was possible to measure the speed of light using an Arduino or ...

fpga

asked Apr 9 at 21:07

Tim

492 bronze badges

0

votes

1answer

59 views

How to pack oddly sized chunks of data into 128-bit FIFO

In my FPGA project we get a 100-bit wide vector on each 100 MHz clock cycle from a 10Gbps receiver. I can then compress it to 75-bit wide vector due to some particulars of the data. I would like to ...

fpga verilog

asked Apr 9 at 20:29

Keegan Jay

1,2501 gold badge10 silver badges27 bronze badges

4

votes

2answers

54 views

Verilog conditional assignments without using procedural blocks like VHDL with/select

I am trying to find a way to conditionally assign values to a signal in verilog similar to the with/select in VHDL. So far I found two ways https://www.chipverify.com/verilog/verilog-4to1-mux. This is ...

fpga vhdl verilog hdl

asked Apr 9 at 17:11

JC_Onp

594 bronze badges

0

votes

2answers

54 views

FPGA to DMA to RDMA

I am trying to send data generated from my FPGA card out to an IB device. I want the latency to be as low as possible, so I am thinking this may be the data path. FPGA --> DMA via scatter/gather ...

fpga dma

asked Apr 8 at 13:43

bchang32

835 bronze badges

0

votes

1answer

64 views

What is the FPGA with the highest LEs / $?

Well, what is the FPGA with more Logic Elements per Dollar? I already tried to search some sites but the filters for the products do not include that option.

fpga xilinx intel-fpga

asked Apr 8 at 13:24

last-redman

31 bronze badge

0

votes

0answers

51 views

Understanding delay balancing on a pipelined design with feedback

Trying to find a solution on how a design with an inherent feedback can be pipelined, I came across this resource: https://cas.tudelft.nl/Education/courses/et4054/hls_chp4.pdf (Pipeline Feedback ...

digital-logic fpga pipeline

asked Apr 8 at 11:28

NotCamelCase

1011 bronze badge

0

votes

2answers

82 views

Displaying a video on VGA using FPGA

I have succeeded in displaying an image on a VGA monitor using FPGA, by generating a ROM loaded with a coe file. But knowing that a video is a succession of images, how can I do that? Any ideas please?...

fpga vhdl vga

asked Apr 8 at 10:32

tbs1996

31 bronze badge

1

vote

3answers

54 views

How to implement a continuously scanning multi-channel system in Verilog

I currently have a multi-channel system where each channel is receiving a pulse at different times. I want whichever channel receives its pulse first to act as the reference to then measure the time ...

fpga verilog pulse delay hdl

asked Apr 7 at 19:58

PrematureCorn

814 bronze badges

0

votes

0answers

42 views

What's the best cheap FPGA for performing SDR tasks with RF RX and TX? [closed]

I am looking for an FPGA to be able to do SDR tasks with, such as modulation, mixing, etc. I would like to do this stuff with VHDL and Verilog. I have a Nexys2 FPGA, but it has no RF inputs and ...

fpga

asked Apr 7 at 1:48

rickster26ter1

32 bronze badges

2

votes

1answer

105 views

How to make a register in VHDL remember?

I was given the assignment to implement an 18-bit register in VHDL. I used an example from the book "Free Range VHDL" recommended to me earlier. Here's what I got: ...

fpga vhdl register

asked Apr 6 at 18:39

kenticent

1234 bronze badges

0

votes

0answers

65 views

VGA controller Simulation works fine but Post-Synthesis Functional and Post-Implementation Functional Simulations don't

I'm new at VHDL programming and for about 3 weeks I've been struggling just to make a VGA controller and display an image. The behavioral simulation works fine, but post-synthesis functional ...

fpga vhdl vga

asked Apr 6 at 11:12

tbs1996

31 bronze badge

2

votes

1answer

73 views

SDC Constraint for reset synchronizer

I have a reset bridge in VHDL which is based on a multi-FF synchronizer chain as depicted below. This reset bridge is used in various instances throughout my design. I want to properly constrain the ...

fpga vhdl reset timing-analysis sdc

asked Apr 6 at 8:34

Juergen

1515 bronze badges

0

votes

1answer

31 views

Black bar and red / green swap in OV7670 image

I´m working on my OV7670 interface and I have some issues with the color / image settings. I use the color bar settings of the sensor to check my logic and the color bar looks good: But I´m unsure if ...

fpga camera

asked Apr 5 at 19:28

Kampi

2821 silver badge10 bronze badges

0

votes

0answers

35 views

What is the benefit of having dynamic configuration in FPGA PLL?

With PLL it is possible to generate clock signal at different frequencies and phase values. So far I have seen that these settings are done at design time and do not have to be changed during run time....

fpga pll

asked Apr 5 at 11:38

quantum231

8,50819 gold badges77 silver badges161 bronze badges

0

votes

1answer

70 views

A simple VGA controller in VHDL not working properly [duplicate]

I'm trying to make a VGA controller to display an image on FPGA in VHDL, so I searched and found a code in the book of Volnei A.Pedroni- Circuit Design and Simulation with VHDL in page 432 that I ...

fpga vhdl vga

asked Apr 5 at 8:44

tbs1996

31 bronze badge

4

votes

2answers

318 views

ADC Chip Timing Question

When is the best time to read the bit out of a serial data output 12-bit ADC chip. The chip is a AD7476A, and here is the datasheet AD7674A Datasheet. Going by the timing diagram, when is the best ...

fpga adc clock timing

asked Apr 4 at 10:39

David777

7545 silver badges17 bronze badges

0

votes

1answer

31 views

How to view a detailed resource utilization report on an FPGA design when implementation fails in Xilinx Vivado?

I'm using Xilinx Vivado 2020.2 on Windows 10. When I attempt to generate a bitstream, it fails at implementation with this error: So I need to reduce the number of FDCE cells I'm using. That's doable,...

fpga xilinx synthesis vivado

asked Apr 2 at 20:55

skrrgwasme

8087 silver badges29 bronze badges

0

votes

3answers

127 views

Is an opto-coupler fast enough for this application?

I am counting the pulse edges from a quadrature encoder with an FPGA and using opto-couplers as the encoder is powered with 12V and the FPGA inputs are 3.3V. The encoder is 1000ppr with 2 channels and ...

fpga opto-isolator rotary-encoder

asked Apr 2 at 19:26

David777

7545 silver badges17 bronze badges

0

votes

1answer

62 views

Encoder PPR Required Resolution

This question leads on from a question I asked last night, so some people will know it. I am using an FPGA with a 1000 ppr rotary quadrature encoder counting 4x (counting all edges is 4000ppr) and had ...

motor fpga rotary-encoder

asked Mar 31 at 18:15

David777

7545 silver badges17 bronze badges

-4

votes

1answer

75 views

How to implement neural network using FPGA? [closed]

I want to design neural networks using FPGAs and make neuromorphic chip. Is there a tutorial or course to learn how to do that and to implement neural network using FPGA especially for evaluating the ...

fpga vhdl verilog hardware intel-fpga

asked Mar 31 at 0:47

Coder 13

1

0

votes

4answers

76 views

Question about PID control loop timing

For my project I am creating a RISC processing architecture on an FPGA that can perform various basic instructions like adding, multiplying, subtracting, storing and fetching from memory etc. To prove ...

fpga pid-controller processor chdl risc

asked Mar 30 at 20:26

David777

7545 silver badges17 bronze badges

1

vote

0answers

84 views

Why is my FPGA clock so slow

To preface this I am a complete beginner with verilog and FPGAs in general. But I recently purchased a MAX1000 board to start learning things on and one of the first programs that I made was this: <...

fpga verilog intel-fpga hdl

asked Mar 29 at 22:31

Hal

213 bronze badges

0

votes

3answers

120 views

Program FPGA without JTAG?

I write embedded software that runs on a single board computer running Linux and talking to FPGAs. I do not do FPGA design, so I'm at the edge of my knowledge with this question: how do I program an ...

fpga jtag firmware microsemi-fpga

asked Mar 29 at 21:16

kmort

7621 gold badge6 silver badges11 bronze badges

2

votes

2answers

75 views

Is it a good practice to define TRUE/FALSE constants in SystemVerilog?

Is it a good practice to define TRUE, FALSE, HIGH, LOW, ENABLE and DISABLE constants/defines/parameters in separate file and use them in expression ...

fpga verilog system-verilog constant

asked Mar 29 at 6:17

Arseniy

1,7487 silver badges23 bronze badges

0

votes

2answers

51 views

Why do we use FIFOs and RAM in an image processing scheme?

I found a cool project (https://www.youtube.com/watch?v=aGCcT7p0-wY&lc=) which I want to replicate. This is the flow: Analog camera -> ADV7180 (it converts the video from NTSC or PAL to 8-bit ...

fpga video imageprocessing

asked Mar 28 at 10:15

Condor

553 bronze badges

3

votes

3answers

484 views

Can't get ADC chip to work

I am connecting a 10k potentiometer to an ADC chip (LTC1273BCN) that has a 12-bit parallel output, like in the diagram at the end of the post. The 12-bits will be connected to an FPGA input bus after ...

fpga adc potentiometer

asked Mar 27 at 10:58

David777

7545 silver badges17 bronze badges

0

votes

1answer

74 views

Single Value range is not allowed in packed dimension

I have been reading about packed and unpacked dimensions in systemverilog from https://www.chipverify.com/systemverilog/systemverilog-arrays, in the following code I just want to use a memory array ...

fpga verilog system-verilog vivado simulink

asked Mar 25 at 23:58

JC_Onp

594 bronze badges

1

vote

1answer

99 views

How to parameterize a clock divider?

The best clock divider is a PLL inside a FPGA. But the number of PLLs are limited. And sometimes using of counter to divide a clock is justified: ...

fpga verilog clock counter

asked Mar 25 at 14:11

Arseniy

1,7487 silver badges23 bronze badges

0

votes

1answer

39 views

Which software tools from LatticeSemiconductor do I need to develop design with iCE40 LP FPGA?

There are a lot of programs that can be found here: https://www.latticesemi.com/en/Products/DesignSoftwareAndIP Which of these do I need for creating a design with iCE40 LP FPGA? The reason for my ...

fpga lattice

asked Mar 25 at 9:40

quantum231

8,50819 gold badges77 silver badges161 bronze badges

0

votes

4answers

115 views

Can an FPGA/ASIC have an Operating System?

I know FPGA/ASIC are for a specific task and they are not microprocessors and an OS is needed mainly if multiple processes(tasks) need to be run concurrently. Just wondering if an FPGA/ASIC can have ...

fpga cpu computer-architecture asic operating-system

asked Mar 24 at 11:39

Franc M

1053 bronze badges

-1

votes

2answers

70 views

Can I implement FIFO to between requester and arbiter? [closed]

There is multiple requester connected to Arbiter. Requester is placed far from the Arbiter and leading to long nets. Because of this there is a timing violation. So, FIFO can be implemented meet the ...

fpga vhdl

asked Mar 24 at 5:16

Theertha B V

172 bronze badges

0

votes

1answer

85 views

Which type of registers is used in CPU: serial or parallel? And how to implement them in VHDL?

I'm making a CPU in which the memory is represented as a two-dimensional array, using FPGA. I've come to the implementation of registers, and I need the answer to this question. I'm new to electronics,...

fpga vhdl cpu register

asked Mar 22 at 23:02

kenticent

1234 bronze badges

1

vote

0answers

50 views

FDRE with RST tied to 0 to synthesize a value at reset at 1: hardware value not correct, why?

Here is the code of a developer (let's ignore the name of the signals): ...

fpga synthesis

asked Mar 20 at 23:38

Alexis

1901 silver badge13 bronze badges

0

votes

0answers

18 views

Multiple Avalon Data Master in Nios II Custom Instruction Crashes CPU

I am attempting to make a Nios II Custom Instruction which performs the function of summing a floating point array, given the array pointer and length. The custom instruction component has an Avalon ...

fpga quartus nios-ii

asked Mar 19 at 21:07

Ben Stobbs

512 silver badges3 bronze badges

1

vote

2answers

56 views

Split JTAG Interface

Problem: We design a PCB with an JTAG compatible FPGA that I need to program. Now I want to be able to access the JTAG Interface from either a connector (_A) or an FT2232H USB controller (_B). The ...

fpga signal multiplexer jtag

asked Mar 19 at 16:41

SomeGuy

463 bronze badges

1

vote

3answers

64 views

Why use LFSR on this context?

There is a task in Pong chu's fpga prototyping book which is to basically generate a random number from 0 to 15_000 millisecond. I saw someone's code who used LFSR. (ctto owner) The author used a ...

fpga lfsr

asked Mar 19 at 14:38

hontou_

7322 silver badges10 bronze badges

1

vote

3answers

83 views

SPI clock signal (SCLK) usage in FPGA SPI slave

I need to design an SPI slave peripheral inside an FPGA that shall be used to communicate with a Microcontroller and configure the behaviour of the FPGA design. I have a few questions. If the FPGA ...

fpga spi

asked Mar 18 at 22:20

quantum231

8,50819 gold badges77 silver badges161 bronze badges

0

votes

0answers

38 views

SPI communication between FPGA(ZC-706) and Amega128

I'm trying to write a communication protocol between an FPGA and a Microcontroller through an SPI, the µC being the Master here. FPGA: ZC-706 (Zynq-7000) µC: ATmega128 Here is the code which i used ...

microcontroller fpga c embedded

asked Mar 18 at 9:13

someone

11 bronze badge

0

votes

1answer

64 views

VHDL Counter Design Question

Can I design a counter to increment on the clock rising edge? For example, I am tying to create a counter that increments on the rising edge of the clock if an input is a logic level 1. If the input ...

fpga vhdl clock counter

asked Mar 17 at 20:03

David777

7545 silver badges17 bronze badges

0

votes

0answers

28 views

Lattice iCEcube2 “unexpected error”

Not sure if anyone can help me with this... I have a rather large/complex design which so far was syntheziable without problems but with the last (although very simple changes) my iCEcube2 gives me an ...

fpga lattice

asked Mar 17 at 12:59

po.pe

2,2721 gold badge8 silver badges21 bronze badges

Questions tagged [fpga]

Related Tags