Questions tagged [instruction-set]

Instruction set refers to the Assembly syntax based on a processor's architecture that interacts with its registers within the processing unit itself. There is a large variety of instruction sets including: MIPS, ARM, 68HC11/12, x86, and so forth.

Filter by
Sorted by
Tagged with
-4
votes
1answer
79 views

Where to study Cortex R architecture? [on hold]

I am interested to study Cortex-R architecture but I cannot find its details online. Is it proprietary detail or should I ask for this information from arm.com? Obviously I am not looking for the ...
2
votes
2answers
85 views

ARM Instruction size vs Instruction encoding

I cannot make sense of the difference between 'Instruction size' and 'Instruction encoding' specially about ARM and Thumb ISA's as explained here: Can we say that Instruction size is 32 bits but its ...
0
votes
2answers
54 views

X86_64 Architecture, how does it handle instructions larger than 64 bits?

I have been looking more into how CPU's work, and have a question. If I have a instruction that e.g. takes a 64bit address and a register, and copies the value from that address into the register. And ...
0
votes
0answers
39 views

DMA and Instruction Pipeline

My university resources say that DMA transfers the bunch of data from IO unit to memory or vice verse when processor is not busy with data and address bus. According to the resources, DMA Controller ...
0
votes
0answers
56 views

Micro architecture and Micro instructions

I'm having trouble understanding an old exam's solution to an exercise. It reads the following: "The value 0xA3 is stored in MPC MDR contains: 0xAAAA AAAA H contains: 0x5555 5555 LV contains: ...
0
votes
2answers
40 views

Have separate instructions for each register or pass register as argument?

I am trying to design a (very) simple processor architecture. I am in the process of creating a basic instruction set for it, however I am not sure of the best ("best" meaning what most people use - ...
1
vote
3answers
84 views

Micro programming and hard wiring

I have a question about the details of microprogramming and hard wiring in CPU architecture. In hardwiring, we write a code, the compiler translates it to the ISA, then the ISA is run in the hardware....
1
vote
1answer
1k views

store word assembly instruction in risc-v

I'm really confused about the store instruction in risc-v. When I store word from register to memory, after the word is copied into the mem, does it sign-extended or zero-extended or perhaps something ...
1
vote
2answers
416 views

CPU register count and access time [closed]

It has been suggested that one of the reasons typical RISC CPUs stop at 32 architectural integer registers, despite a 32-bit instruction having enough spare bits to specify 64, is that a larger ...
1
vote
2answers
95 views

Design an instruction using Thumb-2

I'm studying the Cortex-M3 of ARM. The problem statement reads: We're going to use a Harvard architecture with the following addressing capabilities: 32M words of code and 16-bit data words. The ...
1
vote
3answers
1k views

What is the role of ISA (Instruction Set Architecture) in the comp arch abstraction stack. [closed]

I have programming background, and I recently started taking computer architecture course. Most of the lectures I see use the some sort of the layering as described in the following diagram explaining ...
5
votes
5answers
1k views

How does an ARM processor in thumb state execute 32-bit values?

What I understand is, the ARM mode can execute 32-bit of instructions and Thumb mode can execute 16-bit of instructions. For instance, Here is the ARM instructions set: And Thumb instructions set: ...
0
votes
2answers
2k views

Why don't we have an instruction called LDAX H in 8085 microprocessor?

Whereas we have instructions such as LDAX B , LDAX D !!!
0
votes
1answer
293 views

Why does out command works wrong? (Proteus 8086)

I am trying to create an output unit for 8086 microprocessor which is connected to MP's 00ABh(10101011) address. I used 74LS373 for that. This is how I made connections: When I run the code below, ...
2
votes
2answers
377 views

Would semi-VLIW make sense?

Typical CPU instruction set: the CPU has several functional units, and when each instruction is read, some bits specify which functional unit is to be activated, while others specify the details of ...
12
votes
7answers
3k views

ISA opcodes---Where do they come from?

When engineers are designing an instruction set architecture, by what procedure or protocol, if any, do they follow when designating certain binary codes as instructions. For example, if I have an ISA ...
3
votes
3answers
471 views

What happens when you fall off the end of main() in a PIC? [duplicate]

Another question included this program: void main(void){ TRISD = 0x00; PORTD = 0xFF; } Let us assume that it does exactly what was intended up through ...