Questions tagged [intel]

Intel is a semiconductor manufacturer headquartered in the United States. They are best known for their x86 range of microprocessors and associated chipsets that are the basis of most personal computers.

Filter by
Sorted by
Tagged with
2
votes
2answers
834 views

How are other chipmakers keeping up with TSMC if their processes are just the best?

In the news recently was Intel's stock falling 20% because its 7nm processes are being delayed by 6+ months. The argument seems to be that Intel is already behind (since they're using 10nm processes ...
0
votes
2answers
75 views

Development Board

i gained some experience with ARM and especially with STM32 MCU models.Now i wanted to start learning x86_64 architecture and my initial goal was going towards it. Is there any good development boards ...
-1
votes
1answer
74 views

What is Symbol Clock Frequency?

I came across the term Symbol Clock Frequency in this Intel programmer reference manual (P131). I could not find what the symbol clock frequency actually is in the manual or online and thought it ...
0
votes
1answer
36 views

Why must the VCCA be powered in Cyclone 10 LP even if PLLs are not being used?

The device documentation related to the Cyclone 10 LP FPGA states that "you must power up VCCA even if the PLL is not used". We were comparing the power dissipation of a Microsemi IGLOO2 FPGA with ...
0
votes
1answer
34 views

Connecting a signal to a pin in Quartus

I want to connect a signal in a .v file to a top level pin assigned in the pin planner but I've no idea where to start. I've looked at several guides but as a C programmer this is all quite alien to ...
1
vote
1answer
34 views

Can a micro operation pass multiple pipeline stages with a single clock cycle?

I'm learning a CPU architecture and currently found some high-level description of Intel x86_64 CPUs architecture. By the high level description I mean something like the following micro-op flow (...
1
vote
1answer
64 views

How x86-64 Intel CPU understands how many bytes load into a register

I have the following byte code one the left and and its byte representation on the right: ...
1
vote
1answer
218 views
2
votes
1answer
71 views

Why can't dual port RAM be read out using the Quartus In-System Memory Content Editor?

Here are the screen shots from Quartus; When I want to instantiate the single port RAM, I get option to assign an instance ID and thus read it using the ISMCE (In-System Memory Content Editor). ...
2
votes
0answers
39 views

How do CPU, IOMMU and DMA controller interact with each other?

While drawing an interaction diagram involving CPU, IOMMU and DMA controller, I failed to find any authentic document showing how they interact with each other. Is the DMA controller physically a ...
9
votes
5answers
2k views

How does an Intel processor “talk” to an I2C device?

I don't come from an Electronics background, so please bear with me. Assume an Intel processor wants to talk to a temperature sensor over the I2C bus. How does the underlying communication look like? ...
0
votes
1answer
123 views

Difference between USB host & device when connected to the Intel PCH chipset

I know USB 3.0 Host & Device connector port has the same pin count (VBUS, D+/-, TX+/-, RX+/-, GND), but what is the difference between USB host & device when they are connected to the Intel ...
0
votes
0answers
61 views

Why is 7 nm Process Node called 7 nm?

I found this on wikipedia: "The naming of process nodes by different major manufacturers (TSMC, Intel, Samsung, GlobalFoundries) is partially marketing-driven and not directly related to any ...
0
votes
1answer
57 views

IA 32 architecture segmentation

I was reading the 10th edition of "Operating System Concepts" written by Abraham Silberschatz and many others. It says about IA-32 architecture's segmentation: The IA-32 architecture allows a ...
9
votes
3answers
1k views

“recommended that CLK begin toggling within 150 ms … to ensure long-term reliability of the device” — why?

In Intel's Pentium Processor Family Developer Manual, regarding the CPU clock, it says that "it is recommended that CLK begin toggling within 150 ms after VCC reaches its proper operating level. This ...
0
votes
2answers
117 views

Buses and the ALU in the 8086

Intel's 8086 manual shows the following diagram for the CPU's architecture (in page 2-5): If I understand correctly, the ALU's two operands and result are retrieved from / sent to the same 16-bit bus....
0
votes
1answer
81 views

Where in the instruction pipeline is machine code to microcode translation?

In my computer architecture courses on the N-stage pipeline, I never encountered the concept of microcode. I was surprised, then, when in a performance analysis course assignment, I discovered that ...
0
votes
0answers
39 views

Intel FPGA OpenCL work-group scheduling

I have a question about work-group scheduling on multiple CUs in Intel FPGA. As work-groups are assigned to available CUs, when is a CU considered available? Is it when the last work-item of the ...
36
votes
6answers
6k views

Why does Intel's Haswell chip allow floating point multiplication to be twice as fast as addition?

I was reading this very interesting question on Stack Overflow: Is integer multiplication really done at the same speed as addition on a modern CPU? One of the comments said: "It's worth nothing ...
1
vote
1answer
83 views

Intel FPGA: applying timing constraints

I have a data signal, select and clock signal which I am sending from the FPGA to another chip and I need to constrain them so I don't violate setup/hold time etc. I have tried to write and SDC file, ...
-3
votes
1answer
218 views

why ARM architecture necessarily dominates the IOT market? [closed]

I would like to understand why do we use ARM for routers, cell phones, cameras, refrigerators, smart tv, and everything. instead of using any other architecture like x86. What are the advantages of ...
-4
votes
1answer
77 views

Design PC mainboard from scratch [closed]

As a hobbist I always wish to design own PC mainboard. I want to try build such PC based on I3-390m CPU (pga988) and bd82hm55 chipset. Any clue where I can find some datasheet or circuits that can ...
2
votes
3answers
118 views

Why system energy is equal to 1/f?

I am studying Intel speed shift. I see a slide: Reference I don't understand, why the green line 1/f means system energy, I think more performance should need more energy as the red line (compute ...
1
vote
0answers
53 views

Intel Compute Stick & USB 4G Device

Id like to create a powerful IoT Edge device that has cellular capability (Wifi is undesirable). Right now the intel compute stick/neural stick almost fits the bill except that it does not have 4G ...
0
votes
1answer
46 views

Where the appropriate word size is selected for the operand?

This question is about a 32 bit Intel Chip using x86 assembly. My question specifically is what happens when you do the mov reg, mem instruction where the memory operand is a word (16 bits) from DRAM. ...
0
votes
1answer
192 views

Why cant we increase chip area?

According to Moore's law, transistors are getting double every 24 months. But now, we have reached the transistor size limit which results in leakage current. Then why can't we increase chip area size,...
1
vote
1answer
100 views

Building a simple manual Intel 8085 study kit

I am toying with the idea of building an Intel 8085 demonstration/study kit which would consist of an Intel 8085 microprocessor on a PCB, where all input nodes (including the clock X1, X2) would be ...
1
vote
1answer
380 views

How do I know if not using FPGA dedicated clock input for a PLL pin is bad for my design?

PLLs are hard blocks in silicon. They are connected to specific pins for their clock input and drive specific pins for clock output. It is possible that we choose a "non-dedicated" pin for clock input/...
1
vote
2answers
623 views

Altera has created EPCS and EPCQ devices, can only these be used to store FPGA configuration data?

FPGA configuration data must be stored in external non-volatile memory. Can we use just any flash memory or only specific types? What about EEPROMs or any other nonvolatile memory device? Edit: I am ...
1
vote
0answers
50 views

Two-Terminal Passive Analog Component Tester Using the DE1-SoC Development Board

I am having hard time understanding this problem. I have to draw a Level 1 block diagram for this system. I really appreciated it if somebody can help me. I am new to DE1-Soc. use the Intel DE1-SoC ...
1
vote
1answer
131 views

How to determine bandwidth available at USB ports

I am considering a mini-itx single board computer for a project that makes heavy use of USB. I want to ensure that certain USB devices have enough bandwidth. For example I have a data acquisition ...
0
votes
1answer
165 views

Intel Altera MAX 10 DEV KIT Interface - Can a RS232 6 pin PMOD module by Digilent be used seamlessly with MAX 10 for PC-FPGA UART communication?

I am planning to either purchase a MAX 10 or a DE2-115 dev kit to implement communication via both ethernet and RS-232. DE2-115 has both ports soldered onto the board, but MAX-10 has 2 ethernet ports ...
-1
votes
2answers
495 views

Why is ACALL instruction a 2 Byte instruction in 8051 microcontroller?

The target address of the subroutine must be within 2K bytes address because only 11 bits of the 2 bytes are used for the address. (Source: http://iamtechnical.com/call-instructions-in-8051-...
12
votes
1answer
2k views

Fan-out of the Intel 8086

I'm studying Intel 8086 processor. I can't understand why the "Fan-out" column is like that in the table below I understand that only one "74 family" chips or five "74LS family" gates can be ...
0
votes
2answers
189 views

What is the purpose of built-in FPGA with Intels new chip [closed]

I know that Intel acquired Altera in 2015 and the new Intel chips include a built-in FPGA. But what is it for?
1
vote
0answers
2k views

Where is the Intel Common Redundant Power Supply (CRPS) Standard Specified?

Intel server reference designs use the Intel Common Redundant Power Supply Standard (CRPS). These documents include a brief over view of CRPS with information like the pin names and refer the reader ...
0
votes
1answer
444 views

Intel iGPU die area and power consumption

What is the Intel's iGPU area occupied on the die (or transistor count) and what is the power consumpition of the iGPU alone? Didnt find any information from Intel, quite odd they dont advertise this ...
2
votes
0answers
515 views

Why DMI instead of a PCIe link

In some Intel chipsets the CPU is connected to the Platform Controller Hub (PCH) by a link called Direct Media Interface (DMI). Based on what I found when researching about it, It's a link very ...
0
votes
2answers
190 views

Simulate Intel FPGA for software development

i'm currently working for a project for my university. It's about the Intel SoC Embedded Development Suite, and for this i need an actual FPGA board. Unfortunately i'm unable to buy a board, because ...
0
votes
1answer
197 views

Can the Intel Curie modules be programmed in assembly using the Quark toolchain?

I've been looking over an Intel Curie module for a project. From the datasheet it looks like the Curie module contains an Intel Quark D1000 embedded processor along with a lot of other components. I'...
1
vote
2answers
3k views

What does the “side-band” and “in-band” mean in the context of digital circuit?

I read below content from the Intel On-chip System Fabric (IOSF) spec. AS I understand, the IOSF is a technology for chip reuse and interconnect. The sideband message interface covers most ...
1
vote
0answers
95 views

Intel's use of word EPROM in data sheet

In several area's of Intel's atom e38xx data sheet, and programmers volume 3 datasheets I see references to the word EPROM. For example in programmer's architecture manual volume 3 I find this, ...
-1
votes
2answers
513 views

Making a port HIGH in the intel 8051 microcontroller

Does an instruction like this: MOV P1.0, #1 makes the port P1 bit 0 High so i can drive an LED for example, or it just makes it FLOAT so i can use an external circuitry to light the LED. If so, does ...
1
vote
1answer
208 views

Silicon purity and electronic feature density [closed]

During development of an integrated circuit it is my understanding that you require a silicon purity of 99.99999999%. Has this always been the case? In 1971, had the first commercially available ...
0
votes
3answers
1k views

Intel 8052 (and friends) minimum set up

I recently got a batch of old microcontrollers (8052 and Z8671) and I just want to get a minimum working set up for them. Since these microcontrollers already have most everything baked into them (...
0
votes
2answers
389 views

Voltages for connecting ds18b20 to Edison breakout board

It appears that the upm library provides support for reading temperatures from a ds18b20 on an Edison via uart. They also provide this hookup diagram. However, it looks like the ds18b20 can only ...
0
votes
3answers
171 views

What does “bank” mean in these context?

I am reading some specs about Intel CPU. The word bank appears in the following contexts. I am not a native English speaker. Please help me understand its meaning. ...
0
votes
1answer
746 views

Intel i7 Core CPU numbers on the front side

What is the numer at the fourth row on the front side of Intel i7 CPU? (pictured) I saw two Intel CPUs in the store described as "Core i7-6700" but have slightly different prices (both OEMs). Only ...
2
votes
2answers
594 views

what is this connector type (F200 realsense device)

I am looking for the type of connector this is. I believe it to be a Micro IDT (molex) type connector or a version of the FPC type connection. This is the one for the R200 or F200 intel realsense ...
4
votes
2answers
5k views

Battery power supply for Intel Compute Stick

I have an update. It seems there are multiple posts on Intel's forum by people reporting bricked Compute Sticks even though they were using the factory power supply. I followed the recommendation to ...