Newest 'intel-fpga' Questions

0

votes

0answers

12 views

How can Quartus Prime System Console be used to read/write a whole file?

I want to find a way to read/write whole file from/to my Intel FPGA design. The file being written provides data to be processed and the file being read shall contain the results of the processing ...

asked Oct 17 at 12:17

Quantum0xE7

9862 silver badges13 bronze badges

0

votes

2answers

65 views

Audio Demos on DE10 Standard not Working

I bought the Terasic DE10 Standard and am having issues trying to run the demos related to audio. I am trying to run the two demos, DE10_Standard_Audio, and DE10_Standard_i2sound, while connecting ...

audio fpga intel-fpga audio-codec

asked Sep 15 at 18:03

Lokwill

856 bronze badges

0

votes

0answers

23 views

Can Quartus System Console be used via Ethernet instead of USB Byte Blaster?

The System Console communicates with the the design inside the Intel FPGA via a JTAG-Avalon MM master. The JTAG connection connects to the Byte Blaster and this is how the debugging works. Is there a ...

ethernet intel-fpga debugging

asked Aug 27 at 13:59

Quantum0xE7

9862 silver badges13 bronze badges

0

votes

0answers

36 views

Time to Digital Converter using FPGA with Coarse Counter in Verilog

I am currently using Verilog to program an FPGA and create a time-to-digital converter. What I am trying to do is measure the time interval when a square wave is high and then convert this to a binary ...

fpga verilog intel-fpga timing microsemi-fpga

asked Aug 20 at 3:39

yer

755 bronze badges

0

votes

0answers

11 views

The set_command_request procedure from altera_avalon_mm_master_bfm_vhdl_pkg does not return thus master BFM does nothing

I am trying to use the Altera Avalon MM Master BFM in my Qsys testbench. When we want the BFM to make a read or write request, we first call the set_command_request() which is described in the "...

intel-fpga bfm

asked Aug 19 at 22:53

Quantum0xE7

9862 silver badges13 bronze badges

0

votes

1answer

37 views

How Does One Do Block RAM Inference on Altera Cyclone 10 LP FPGA Boards in Verilog [closed]

I have tried to google for this a lot but I can't seem to find anything.

fpga intel-fpga ram fifo

asked Aug 17 at 19:00

Coder Motor

392 bronze badges

0

votes

0answers

13 views

Setting minimum and mximumu delay from register to asynchronous logic in sdc file

Is it possible to write design constrain in sdc file to tell synthesyser to limit absolut delay from register to asynchronous multiplexer. I have 4 phase shifted clocks and signals synchronized with ...

fpga intel-fpga sdc

asked Aug 17 at 15:55

ojezek

1

0

votes

0answers

24 views

How to create on-board USB blaster for Intel FPGAs?

Intel/Altera FPGA development boards only require a USB cable to configure the FPGAs. There is no need to buy a byte blaster. How is the USB blaster implemented on these boards, is this method/design ...

intel-fpga

asked Aug 6 at 20:54

Quantum0xE7

9862 silver badges13 bronze badges

1

vote

3answers

171 views

Are FPGAs for experimentation alone?

I have been reading about FPGAs recently and found that they have a lot of applications in many fields. I also read an article that they are used for testing purposes alone. Are FPGAs only for that? ...

fpga xilinx intel-fpga asic actel

asked Aug 6 at 14:09

Electronic_Nerd

1941 silver badge8 bronze badges

0

votes

1answer

74 views

Generating error condition randomly inside a digital design inside FPGA

In order to aid in testing of the design, it is required that we put it into a "debug mode" whereby specific type of error conditions will occur at random intervals. We must then monitor the ...

fpga vhdl intel-fpga random-number

asked Jun 16 at 21:27

Quantum0xE7

9862 silver badges13 bronze badges

2

votes

1answer

54 views

How do you select pin functions on an EPM7128 CPLD?

I have some old Altera MAX EPM7128SLC84-15N CPLDs kicking around that I want to use to interface with 5v TTL logic. If you look at the pinout, some of the pins have more than one function (eg. Pin 2 ...

intel-fpga programmable-logic quartus

asked May 24 at 16:03

santonel

232 bronze badges

0

votes

1answer

39 views

FPGA Timing Constrain Problem

I am using the Cyclone V DE1-SoC in transferring data between HPS and ...

verilog intel-fpga fifo

asked May 16 at 11:05

johnny2231

51 bronze badge

0

votes

0answers

13 views

Error while building project in Quartus with Eclipse tool

I'm pretty new to the forum so if something is wrong with the question, sorry in advance. Currently, I'm working on a free project for school. My teammates and I decided to make a 'drawing glove'. ...

vhdl intel-fpga quartus eclipse

asked May 6 at 13:11

Arie Hoekstra

92 bronze badges

23

votes

7answers

2k views

What do HDLs compile/synthesize to?

I'm a software engineer. As a programmer, I have an understanding of what my compiler does for me because I've manually written a close textual representation of what it outputs (e.g. assembly). For ...

fpga simulation intel-fpga compiler

asked May 4 at 22:59

Jake

3415 bronze badges

0

votes

0answers

38 views

Interface mpu6050 with de2-115 board i2c

I'm currently working on a project for school. My teammates and I want to make a magic glove, that can draw on a VGA monitor with data from an accelerometer and gyrosensor. Therefore we are using a ...

vhdl embedded intel-fpga quartus

asked Apr 28 at 20:10

Arie Hoekstra

92 bronze badges

0

votes

0answers

16 views

What is the easiest way to simulate and experiment with FPGA using simulated external DDR3?

For a computer architecture school project I have to implement an algorithm in verilog, such design have to input and output a VERY large ammount of data that wouldn't fit in on-chip memory, hence I ...

intel-fpga quartus modelsim ddr3 nios-ii

asked Apr 27 at 1:33

sujeto1

2231 silver badge7 bronze badges

0

votes

0answers

50 views

What are <device_name>@<device_index> to quartus_pgm?

I am trying to download the firmware of a MAX 10 FPGA with the "examine" operation. The help for the command line interface quartus_pgm to Quartus Prime says ...

fpga intel-fpga jtag programmer quartus

asked Apr 26 at 8:19

nalzok

2592 silver badges11 bronze badges

2

votes

2answers

93 views

Access elements randomly in RAM based FIFO VHDL FPGA

The thing is: new data is being generated every "time step" that can be few clock cycles. So I want to store the data generated for few time steps in a "buffer". The data must be stored like in a ...

fpga vhdl intel-fpga ram

asked Apr 21 at 14:27

Fabio

233 bronze badges

0

votes

1answer

48 views

How to use array in Verilog actually?

I found that inVerilog, the array can only be declared in reg. And I found that it seems ...

verilog intel-fpga

asked Mar 30 at 14:12

johnny2231

51 bronze badge

0

votes

0answers

19 views

Multiplexer Simulation failed in Quartus II Web Edition 15.0

I'm currently working on some assignment for digital electronics. Before this, as in , before I reformat my laptop, everything works just fine. After that, After i reinstall Quartus II, the same ...

simulation multiplexer intel-fpga quartus vhf

asked Mar 28 at 3:02

nelson wong

1

vote

0answers

52 views

Present two images side by side on the VGA screen from FPGA

Im trying to get a clue how to present two images on the screen using VGA. I using Altera Cyclone 2 DE2 and VGA, I have already working vga sync driver for 640*480 res: ...

fpga verilog intel-fpga vga

asked Mar 26 at 10:57

Michael Astahov

3211 silver badge8 bronze badges

0

votes

0answers

40 views

Cyclone III FPGA 3.3V LVTTL output rise and fall time restoration at 25MHz

I am using this signal to drive MD1822 mosfet driver to get high voltage pulses but fpga output rise time and fall time almost 40nS and underdamped I can not get good pulses. How can i improve this? I ...

circuit-analysis pcb fpga intel-fpga cyclone

asked Mar 24 at 21:32

Ahmet Atcı

12 bronze badges

1

vote

2answers

120 views

Variable Bit shift within 1 Clock Cycle (Verilog)

I have a 64-bit register that I would like to right shift n times, with 0<=n<=64, implemented as such always_ff data[63:0] <= (data >> n); I ...

fpga verilog intel-fpga

asked Feb 27 at 21:28

Rudy Montoya

212 bronze badges

1

vote

0answers

62 views

How can i export synthesized netlist from Quartus 2?

I need to get a netlist that creates by synthesis and optimization from different hdl languages in Quartus 2. I need a netlist in basic logic. Rtl viewer shows me something similar, but i need it in ...

vhdl intel-fpga quartus

asked Jan 6 at 14:29

Timofey Bolgarin

112 bronze badges

2

votes

0answers

120 views

Cyclone IV FPGA: How to use nCSO pin (101) as normal I/O pin?

(I'm new to this -- so sorry if this is a dumb question). I've got a RZ-EasyFPGA dev board with a built in VGA port. I want mess around with generating a simple VGA signal. Dev board pin-out: I ...

fpga verilog intel-fpga quartus

asked Dec 14 '19 at 23:26

user3818491

233 bronze badges

0

votes

1answer

151 views

UART not fast enough for debug purpose, what alternatives exist?

This problem is related with debugging an FPGA design implemented in Intel/Altera FPGA. A custom debug mechanism has been introduced into the design. This new part of the design writes into a FIFO ...

uart intel-fpga debugging jtag

asked Dec 5 '19 at 19:44

quantum231

8,29818 gold badges72 silver badges151 bronze badges

0

votes

1answer

91 views

PIN Placement Errors In Quartus

So I am writing a simple blinking LED Verilog code that will be run on a Cyclone10 LP (Device is called 10CL025YU256I7G) and will be tested on a Cyclone 10 Evaluation Kit (6XX-44504R-0D) All code is ...

fpga verilog intel-fpga pinout quartus

asked Nov 27 '19 at 18:31

Coder Motor

392 bronze badges

1

vote

1answer

53 views

Setting Pin Assignments For Quartus

So I have written a simple Verilog module which works well in the ModelSim emulator. I would like to now program my Cyclone 10 Dev board to perform this simple task, but I need to set up the pin ...

fpga pins intel-fpga quartus

asked Nov 26 '19 at 21:47

Coder Motor

392 bronze badges

3

votes

2answers

149 views

Raw programming of an Altera FPGA

I have an Altera Cyclone IV FPGA (for ie) and my question is: is it possible a raw programming of the FPGA? Is it possible to set "manually" the gates for making experiments? Thank you

digital-logic fpga programming intel-fpga

asked Oct 21 '19 at 10:19

rikicecchi

311 bronze badge

1

vote

2answers

89 views

dual purpose pins on max 10 fpga

I am breaking into the world of FPGA development at my internship for an aerospace company. I keep coming across the term "Dual-Purpose Pin" in the documentation for the Max 10 family of FPGA devices. ...

fpga intel-fpga max10

asked Sep 25 '19 at 20:48

Hannah Did

112 bronze badges

0

votes

3answers

51 views

Measuring the external memory power consumption in FPGAs?

I am trying to get a power/energy breakdown of DDR3 and core logic. I used Quartus power analyzer tool to get the power estimates, but I am not sure whether it includes the power consumption of ...

power fpga intel-fpga quartus

asked Sep 2 '19 at 18:27

Shreyas Kv

31 bronze badge

1

vote

1answer

169 views

Is it possible to add an existing IP variant to a Platform Designer/Qsys system through TCL?

I have a .ip file that contains a parameterized component which I'd like to use in my Qsys system. I can add the component via the GUI but I would like to be able to add it via TCL or another ...

intel-fpga quartus

asked Aug 21 '19 at 15:49

PlasticGlass

133 bronze badges

0

votes

0answers

44 views

Altera Cyclone IV Setting Impedance

I'm trying to learn how to implement a 3V LVTTL interface using a Cyclone IV E (EP4CE10) FPGA. However, I would like to ensure that the input/output impedances of the IO is at 50R. I see that it is ...

fpga impedance intel-fpga io

asked Aug 13 '19 at 13:13

Arnold Hucks

232 bronze badges

0

votes

1answer

69 views

VHDL: case when using constants constructs

I'm having some trouble with the following statement ...

fpga vhdl intel-fpga programmable-logic quartus

asked Aug 4 '19 at 21:13

diegogmx

6533 silver badges13 bronze badges

0

votes

1answer

67 views

Register value is not updated inside always @ loop

I am relatively new to verilog, please help with this issue I am having. Attached is a snippet of the code I am working on. The issue I am facing is, the regs - del1 and del2 are not correctly ...

verilog intel-fpga

asked Jul 31 '19 at 18:22

Am1T

32 bronze badges

0

votes

1answer

114 views

What is purpose of exporting system using tcl scripts generated by Qsys?

To "Export" a Qsys system we merely need the .qsys file. Inside Qsys (now called Platform Designer) we have the option where we can export the system as a .tcl script. The options are the in the file ...

intel-fpga

asked Jul 30 '19 at 6:47

Quantum0xE7

9862 silver badges13 bronze badges

0

votes

0answers

59 views

Is it possible to create a Qsys system with VHDL generics at its top level?

Some components in my Qsys system have test modes. These are controlled via generics on their top level. These components are currently in a Qsys system. In Qsys, I can click on them and change the ...

vhdl intel-fpga

asked Jul 29 '19 at 13:08

Quantum0xE7

9862 silver badges13 bronze badges

1

vote

1answer

206 views

What is the difference between words and symbols in Qsys, how to know which one to use?

Qsys offers options to select address unit or address type. All I know is that my custom components shall write 32 or 64 bit data to a specific address and it is not byte addressable. How do I decide ...

intel-fpga

asked Jul 25 '19 at 8:42

Quantum0xE7

9862 silver badges13 bronze badges

1

vote

1answer

54 views

Verifying custom Qsys component?

A Qsys system has to be generated to create all the source files for simulation and synthesis. Here it shall create copies of the primary RTL source files of custom components also. These copies ...

vhdl intel-fpga verification

asked Jul 23 '19 at 15:13

Quantum0xE7

9862 silver badges13 bronze badges

0

votes

1answer

75 views

Verilog 'if' statement error

Why are LEDs on after executing this? LEDs on pattern is 1010: ...

fpga verilog intel-fpga if

asked Jul 17 '19 at 20:31

misha

132 bronze badges

0

votes

1answer

182 views

Intel FPGA equivalents of Xilinx IBUFDS Primitives?

Im trying to migrate an Design from using Xilinx primitives to Intel Altera FPGA. The original design uses the IBUFDS for the clock signals. ...

fpga xilinx intel-fpga buffer

asked Jun 19 '19 at 9:50

Bá Anh Đào

31 bronze badge

0

votes

2answers

60 views

How can Qsys component configuration be accessed in software?

I'm designing a Qsys component which I want to be user-configurable. It has config parameters which are defined in the TCL file. For example, for a GPIO bank component I would write: ...

c intel-fpga quartus soc

asked Jun 16 '19 at 10:31

Dmitry Grigoryev

21.4k2 gold badges35 silver badges86 bronze badges

1

vote

2answers

112 views

PLL with input depend output CLK

Is it possible to generate a PLL that has the same clock frequency at the output as the input clock has, but with a phase shift? The output clock should also change if the input clock has changed. In ...

fpga intel-fpga pll quartus

asked Jun 11 '19 at 8:03

Olupo

1387 bronze badges

0

votes

1answer

152 views

LMS7002M: I & Q DATA formats from LIMESDR

Can any one tell me what is the data format of LMS7002m I & Q sample? Are they unsigned int or floating or double? how are they ? Also kindly anyone show me any hint of proof for their answer.... ...

intel-fpga sdr

asked Jun 4 '19 at 18:48

ARKARUP7304

11 bronze badge

0

votes

1answer

91 views

altera FPGA acting like OR gate when programed as AND gate

I'm new to altera fpga , I've bought development board based on EP4CE6E22 cyclon IV and tryed to program it with basic program in quartus environment ...

fpga intel-fpga quartus

asked Jun 1 '19 at 10:00

Ron Vaisman

1

6

votes

1answer

885 views

what is triplication on fpga?

I know FPGA design using VHDL and I came up some new topic recently that usage of triplication in FPGA but I am not confident about its understanding. How can we use triplication in FPGA design and ...

fpga vhdl intel-fpga virtex-series-fpga microsemi-fpga

asked May 31 '19 at 6:10

srihari

612 bronze badges

0

votes

1answer

40 views

Initial register value in synthesized design is always 0

I'm using Altera Cyclone IV EP4CE6 as my FPGA. Compiling the design in Quartus Prime 18.0.0 Lite Edition. The State register in the below module appears to be 0 ...

fpga verilog intel-fpga register synthesis

asked Feb 17 '19 at 20:34

axk

7737 silver badges17 bronze badges

0

votes

2answers

120 views

Why Static Time Analyzer (STA) Engine doesn't show fmax for Fast Model?

I'm working on Intel FPGA. The Timing Analyzer (STA Engine) gives Fmax summary for both slow Models but none for the fast model WHY?. I didn't find any setting for this in documentation or in GUI. (...

fpga xilinx intel-fpga timing-analysis

asked Feb 17 '19 at 18:04

Sourabh Tapas

16411 bronze badges

1

vote

1answer

349 views

Bug in my SPI implementation (VHDL)

I'm new to VHDL/FPGA programming and I experienced some weird behavior in my SPI-Slave implementation. What I did: SPI-Master: I'm using an Arduino (ATMega328p MCU) as the SPI-Master. For debugging, ...

fpga vhdl spi intel-fpga quartus

asked Feb 6 '19 at 13:26

SDwarfs

5682 silver badges9 bronze badges

1

vote

1answer

135 views

How can I check if an IO pin is dead?

I've been playing around with I2C for a couple days now with a DE10-Nano dev board: I'm implementing an I2C master in CLaSH so that I can talk to the HDMI encoder chip, but for now I'm talking to an ...

fpga gpio pins intel-fpga

asked Feb 6 '19 at 8:59

Cactus

2953 silver badges9 bronze badges

Questions tagged [intel-fpga]

Related Tags