All Questions
2 questions
3
votes
1
answer
1k
views
AVR external interrupt triggering by the falling edge: for how long should I keep signal low to guarantee triggering?
The question header appeared to bee too long. I'm sorry for that.
So I have a schematic generating a short LOW on INT0 pin of ATmega48PA. From the simulation I figured out that the LOW level will be ...
- 3,032
0
votes
1
answer
84
views
ATtiny861 pin change interrupt on PA.2: error in datasheet?
I faced with some confusion in subject datasheet:
In one section PA.2 should be masking by PCIE1 bit as PA.2 is PCINT2 input and it should be within PCINT[7:0] and PCINT[15:12] range:
On the other ...
- 3,032