Questions tagged [jitter]

Jitter is the deviation from true periodicity of a presumably periodic signal, often in relation to a reference clock. (From: Wikipedia)

Filter by
Sorted by
Tagged with
0 votes
2 answers
64 views

Noise figure and bandwidth effect on signal jitter

I have an SNSPD based photodetector which produces short electrical pulses. The pulses have very short rise time Tr and a longer fall time Tf (the picture actually shows it the other way round but ...
Dictador's user avatar
1 vote
0 answers
38 views

Arduino Nano 33 IoT: PWM read jitter

I am trying to read two 2 kHz (500 μs period) PWM waves (from two Hall-effect sensors) at two digital pins of an Arduino Nano 33 IoT simultaneously with on-duty ranging from roughly 30 to 70%. One ...
rtx_q505's user avatar
2 votes
0 answers
77 views

Low jitter clock multiplier

I am using a 2-channel arbitrary waveform generator to generate two 40 MHz signals. The AWG also has a trigger signal output: short (~20 ns) pulses of ~2.5 V. The AWG has a negligible jitter of about ...
Andrew's user avatar
  • 21
0 votes
2 answers
140 views

How to get a clean clock signal from FPGA to DACs?

I have the VC707 FPGA board and an external reference clock (fairly clean 100MHz), that I want to use as a reference for a 200MHz generated clock on my board. Then using this clock to clock my DACs (...
johnny_1010's user avatar
5 votes
1 answer
276 views

Different ways of fanning out low jitter clock signal

Recently I'm working on a project that involves a FPGA and two high precision DACs. The DACs require a low jitter 27MHz clock (RMS jitter < 1ps) to function at their datasheet performance. There is ...
XDflight's user avatar
0 votes
0 answers
49 views

How does a via stub cause deterministic jitter?

In a PCB, a via stub is the part of a via that is not used to transport the signal between signal layers. A via stub, as far as I know, can damage signal integrity because of signal reflection: at the ...
David Cian's user avatar
0 votes
0 answers
62 views

How to calculate sum of jitter

I have two clock generator and i have connected them in series. If we assume they have jitter of x, what would be sum of jitter how can i calculate that ?
Aiakun's user avatar
  • 1
0 votes
0 answers
253 views

How can I improve real-time response on an ARM processor?

Why do my attempts to run a 1ms timer with low jitter fail? How can I improve it? I am working on an STM32MP1, but it should be similar on a more common Raspberry Pi board. The goal is to have some ...
Adrian Maire's user avatar
0 votes
0 answers
110 views

Jitter of schmitt trigger oscillator higher than expected

I implemented the following circuit on a pcb board. The goal of the circuit is to measure the capacitance of C1 and C2 in a differential way. C4 and C5 are the guards of C1 and C2. The comparator ...
Chris's user avatar
  • 11
0 votes
3 answers
116 views

Why there is a need to trigger to see Crystal frequency with persistent screen ? Why can't continuous run mode of scope does the overlap correctly?

Thanks Guys. I think I did not explain my question correctly. Getting dumb day by day. I am probing SMD 25MHz XO output with 500MHz probe. When my Scope is in continuous run mode, I see my persistent ...
Atharva Upadhye's user avatar
0 votes
1 answer
134 views

Jitter measurement

I want to make a jitter measurement for the PWM output of this STM32F302R8 Nucelo board. Its datasheet is given here. By jitter I mean the histogram of pulse periods which shows how the periods vary ...
cm64's user avatar
  • 2,139
0 votes
2 answers
123 views

Loop Filter Bandpass Jitter Characteristic in PLL

I was watching some PLL video lectures by Professor Elad Alon, and he explains why intuitively the jitter transfer function of the loop filter to the PLL output has a bandpass characteristic. He says ...
user124713's user avatar
2 votes
0 answers
220 views

How to interpolate phase noise curves?

I am trying to calculate the phase jitter of a transmitter. A phase noise profile is given, say: ...
rksat's user avatar
  • 21
0 votes
3 answers
305 views

Phase noise and RMS jitter scaling with frequency

The phase noise plot for a particular crystal oscillator is here. The datasheet represents an entire series of oscillators which range in frequency from 1 to 75MHz. The phase noise plot is indicated ...
davegravy's user avatar
  • 349
0 votes
3 answers
703 views

Calculating peak period jitter from datasheet that lists phase noise

The oscillator I plan on using list phase noise for a 20MHZ signal as: (100Hz) -124 dBc/Hz (1kHz) -140 dBc/Hz (10kHz) -148 dBc/Hz 100kHz -155 dBc/Hz (1MHz) -157 dBc/...
Matty's user avatar
  • 189
2 votes
2 answers
545 views

Microcontroller Power Transient Voltage Spike

First of all thanks for even taking your time to read this question. We are hoping someone can help assist us with an issue we have been having. We are currently working on an automotive tail light ...
jacob80's user avatar
  • 31
0 votes
2 answers
73 views

Table jitter on 40 ft planer mill at certain low feedrates with new 40 hp 3-phase motor and 50 hp ABB drive

The display on the drive shows 26 amps with little variation at all speeds. At 176.14 RPM it shows -9.2% motor torque, 25.63 amps. At 977 RPM it shows 26.04 amps and 2.4% torque. The motor spec ...
Rich Laxton's user avatar
0 votes
1 answer
74 views

Driving Delta-Sigma ADC with reference clock output from MCU

I am sending out the PB clock (32MHz which is PLL multiplied) generated from the internal FRC on a pin to feed into an ADC as a master clock after probing it at 32MHz. This is what I see. It doesn't ...
Charlieduru's user avatar
0 votes
2 answers
467 views

Output Jitter of jittery bitstream through flipflop

I have a bitstream of about 10-20 MHz coming out of an FPGA, that is obtained by Delta Sigma modulation. This bitstream is expectedly very jittery and can not be passed directly through an analog ...
tobalt's user avatar
  • 20.9k
3 votes
1 answer
2k views

Clock jitter - ppm, ui, ps

I using Xilinx FPGA and need to use its PLL (MMCM or Clk Wizard) I have on my board LVDS 200MHz clock with 50 ppm frequency jitter, I took this and go to some converted I can find on the internet and ...
Michael Rahav's user avatar
0 votes
3 answers
474 views

DIY reference clock jitter / Allan deviation measurement

I am considering doing some recreational timing. I have few OCXO's, GPSDO, Rb source - but no way to compare their stability / jitter. Majority of sources are around 10Mhz. Is there any DIY-friendly ...
BarsMonster's user avatar
  • 3,307
0 votes
3 answers
239 views

How do a generate a clean, precise pulse wave electronically without jitter?

I am trying to build a simple pulse generator circuit for electrophysiological stimulation purposes. It seems to be surprisingly difficult to generate a square/ pulse waveform where the pulses have ...
Benj Prush's user avatar
2 votes
0 answers
486 views

STM32 Timer Discrete Jitter

I'm using a STM32F746 running at 200MHz. A timer (tim2) is counting up at 100MHz and triggers an update interrupt with the following simplified ISR that writes a pattern to GPIOB ...
1uk3's user avatar
  • 45
1 vote
0 answers
828 views

What causes a potentiometer to get "jittery" after cleaning?

I recently cleaned a potentiometer's resistive element by using general purpose contact cleaner (CRC). I now find that there is "jitter" or non-linear increase in the resistance as I rotate ...
Steve Guidi's user avatar
0 votes
0 answers
74 views

Typical rms values for random jitter in satellite communication

I'm trying to find typical values for random jitter in satellite communication and I'm not really finding any values in any documents. Most of the time I only find definitions for different jitter ...
Stefan N.'s user avatar
2 votes
1 answer
1k views

Does dividing a clock increase its jitter?

I want to have my microcontroller and ADC using a clock derived from the same source in an effort to avoid intermodulation effects. All clocks are under 50 MHz. The maximum SNR out of an ADC is ...
sgdsgyhetwaraw's user avatar
0 votes
0 answers
88 views

Servo doesn't move properly

I have a problem with my servo motor. I connected a servo to the PWA connection of a PCA9685, but powered the motor externally. There's no problem with that and it works fine with some smaller servo ...
YaKe69's user avatar
  • 21
0 votes
2 answers
592 views

RMS phase jitter, not sure the right formula

In derivation of IPN power we normally approximate the area under the noise curve by dividing the area into trapezoids, where each trapezoid represents a specific region. The following plot is one ...
dirac16's user avatar
  • 1,794
1 vote
1 answer
2k views

Generate clock jitter in a testbench

How would you generate clock jitter in a testbench? I have seen these two ways, but I am not sure if they are the best ways: ...
user204415's user avatar
2 votes
2 answers
971 views

CPLD based Pierce oscillator

I want to make a clock generator for Altera EPM240T100C5N using the CPLD itself as a Pierce oscillator. This CPLD has Schmitt trigger inputs so I guess this should be possible. What I`m not sure about ...
hidefromkgb's user avatar
0 votes
1 answer
1k views

What can be the cause for the servo to jitter continuously while powered?

I'm using an HS-785HB servo (https://www.robotshop.com/media/files/pdf/hs-785hb.pdf) for my project. I'm working on the Mbed platform and it uses C++. The servo library I use is Servo.h and I'm ...
Anshul Sood's user avatar
2 votes
1 answer
399 views

PCIe Gen2 PLL lock issue

Our company has designed a board for a custom SoC network processor. It has a PCIe gen2x4 interface, with a PCIe PHY. This PHY's PLL requires a 100 MHz reference clock. We are using the reference ...
Amit's user avatar
  • 23
2 votes
3 answers
587 views

74AS TTL to CMOS pull up resistor and maximum speed (or lowest delay)

I have to pilot a CMOS input 5 V chip device with a 7474 flip-flop with the lowest possible delay to minimize clock jitter. The signal is about 11.3 Mhz. I have two options: 74HC74 (CMOS compatible) ...
Gianluca G's user avatar
5 votes
7 answers
3k views

Sub microsecond jitter accuracy - what to use?

I have four TTL level signals that must change state in a particular order. From the “go” signal on one of the lines, all toggling of the other lines will be done within 100 us. The other three ...
ignoramusextraordinaire's user avatar
5 votes
1 answer
357 views

Can phase noise be averaged out?

I have an ADC sampling a downconverted RF signal at fs. I obtain N=2^15 samples of the RF input signal "fcarrier + fs/10". The more I average, the more the entire noise floor shifts down (as expected,...
divB's user avatar
  • 1,316
3 votes
4 answers
6k views

Jitter in 'ppm' and 'ns'

In many datasheets clock tolerance is in ppm and in some other it is in ns or ps. What is the difference in giving clock tolerance in ppm and ns/ps. How it can be converted from one unit to another?
Athuljith Ranjith's user avatar
0 votes
1 answer
207 views

Jitter measurement in High speed serial link - Random jitter mean not 0

I made some jitter measurements of my high speed serial link yesterday. Now i'm analysing the jitter sources, and found out, my random jitter is often not around zero, most time about -1 .. -0.5ps. ...
Franz Forstmayr's user avatar
3 votes
1 answer
3k views

How does retiming flip flop work?

I found the following circuit which acts as a "retiming flip flop". A similar version exists which uses the CLEAR (instead or PRESET input), data tied to VCC (instead of GND) and output taken from \$Q\...
divB's user avatar
  • 1,316
0 votes
1 answer
593 views

What does "1.2 psrms integrated jitter" mean?

What does "1.2 psrms integrated jitter" mean? What is "psrm" as a unit for jitter? and how is it calculated? and does a unit interval differ from circuit to circuit?
Fateme's user avatar
  • 165
1 vote
2 answers
2k views

How create a high precision clock in an FPGA?

FPGAs can easily run at 100 to 500 MHz and create time resolutions of 10 to 2 ns. That frequency can be used to create timestamp counters, which are in turn used to create very fine grained time ...
Paebbels's user avatar
  • 3,907
4 votes
1 answer
217 views

A capacitor as loop filter of a DLL

I know that if a second order, type two PLL has only a capacitor as its loop filter, it is unstable because its phase margin would be zero. but why is it ok for a DLL to only have a capacitor as its ...
Fateme's user avatar
  • 165
1 vote
1 answer
775 views

Error with phase noise to jitter calculation

I'm trying to get the jitter for an oscillator. The nominal frequency \$f_0\$ is 10 MHz, I'm integrating from 1 Hz to 100 kHz. The specifications are given as "RF Output Phase Noise (SSB)", in dBc/Hz. ...
pserra's user avatar
  • 832
0 votes
1 answer
505 views

Poor man's clock MUX with an LVDS input

I want to send two different 10MHz clock signals to a device. My board have tight volume and power constraints and I would rather not use a complicated clock buffer/PLL/MUX IC. The first source have ...
pserra's user avatar
  • 832
0 votes
2 answers
122 views

Jitter Measurement Equipment

I'm looking into measuring clock signal jitters in the range of 50 to 100 ps peak-peak, at clock frequencies up to 250 MHz. What kind of measurement equipment do I need for that? A super fast ...
geschema's user avatar
  • 433
4 votes
1 answer
1k views

Period Jitter vs. Phase Jitter

I've got an oscillator spec that states an RMS period jitter of 1.7 ps and an RMS phase jitter of 0.85 ps. I know that period jitter describes the deviations from the oscillator's average period over ...
geschema's user avatar
  • 433
1 vote
2 answers
492 views

Clock Tree Jitter Estimation

How do I estimate the output jitter of a clock tree consisting of a clock oscillator followed by a clock buffer? The components have the following jitter characteristics: The clock oscillator has a ...
geschema's user avatar
  • 433
1 vote
4 answers
686 views

clock oscillator substitution, jitter question (audio DAC)

I need a 5 x 7 mm HCMOS clock oscillator for my hifi audio DAC (Texas Instruments PCM5122) I used to employ the following oscillator: FXO-HC736R-22.5792, but it is now discontinued, and the suggested ...
Dimitri Petrucci's user avatar
1 vote
1 answer
945 views

Would a long chain of inverters induce jitter?

I've recently designed a high-speed driver with the clock working at a highest frequency of 10GHz.But as the clock period becomes shorter,I've found that jitter situation too serious to be ignored. ...
Xiao Xiang's user avatar
2 votes
2 answers
184 views

LPDDR2 clock long term jitter issue

I have a problem with LPDDR2 clock period cumulative error measurement tERR(11-50per) but shorter length measurement are OK with some margin. I'm looking at some cause or tips to understand or fix ...
zeqL's user avatar
  • 1,856
0 votes
0 answers
208 views

Has anyone ever seen a (ring oscillator) circuit like this?

I first designed this using NT Multisim 14 and the simulation worked. Then I built it with breadboard but used NTE101 Germanium transistors instead of 2N3904 silicon transistors. When I tested it I ...
Mr X's user avatar
  • 734