Electrical Engineering

Questions tagged [kintex-series-fpga]

Ask Question

The tag has no usage guidance.

12 questions
Newest
Active
Bountied
Unanswered
Filter by
Sorted by
Tagged with
0
votes
0answers
33 views

Xilinx FPGA DisplayPort support

Xilinx's official DisplayPort IP (seems to be from 3rd party) support HBR2(5.4Gbps) on 7-series and HBR3(8.1Gbps) only on UltraScale. But GTX tranceivers on Kintex-7 already support 12.5Gbps, is there ...
0
votes
1answer
86 views

Difference between PCS and PMA loopback in transceivers

Can someone let me know the difference between PCS and PMA loopback used in XILINX transceiver IBERT testing.
0
votes
1answer
39 views

AD7626 interfacing with Zynq or Kintex

I want to connect an AD7626 with a Zynq FPGA or a Kintex. Which bank should I choose? Let say the for case Chosen Zynq FPGA has only HR bank Kintex has HR and HP bank. How should I choose a bank ...
0
votes
0answers
59 views

KC705 Ethernet to SFP Data pass through design

Board : KC705 Vivado :2017.3 Project: Connect board via the ethernet port and output the data via SFP+ module. No data manipulation or filtration needed. Just take packets and send them. Data rate ...
0
votes
1answer
41 views

Generate high speed data using GTX transceiver of Kintex-7 FPGA board

I want to use Genesys-2 FPGA board as a BER tester for transceiver circuits. I am using IBERT IP core available in Vivado for it. Genesys-2 has an FMC connector to provide output for which I am using ...
0
votes
1answer
66 views

ADC input with Low pass RC filter

I’m trying to implement 8 bit ADC in FPGA. FPGA running at 100MHz clock. PWM signal is given to RC filter. Knowing that f=1/2piRC, I have trouble with choosing the component's value. Is there any ...
0
votes
2answers
96 views

Clock source controlled by the logic that is being clocked by the source

What are the implications when an always block controls the switch that will change the clock source(actually more than one frequency coming from a clock divider) that is clocking the always block? ...
0
votes
0answers
203 views

What is the role of DE input of ADV7511 HDMI video controller?

I need to understand the data, DE, VSYNC, HSYNC and CLK inputs of ADV7511 video controller. I need them to program FPGA card (Xilinx Kintex KCU116) that has this video chip. FPGA manual says it uses ...
1
vote
0answers
88 views

Using a clock to increment a counter which drives a mux?

I am trying to program this functionality onto a Xilinx FPGA; however, when I program it to do this, I get no output. My situation is as follows: I have 12 bits of data (in parallel): the first 6 ...
0
votes
1answer
816 views

How to implement 8b10b en/decoding protocol between two FPGAs?

I'm using two Xilinx FPGAs (one Kintex 7 and one Artix 7). The Kintex 7 is tied to its own system (OPAL-RT software, it is a simulation software that is an addon to Simulink which lets data be output ...
2
votes
1answer
3k views

How would the SFP+ transceiver interface (Linear vs Limiting) affect my design?

On my board, I'd like to replace an RJ45 port with an SFP+ transceiver to increase data rate to 10Gbps. In choosing an SFP+ module, I have noticed that the only MSA compliant interfaces can be ...
-3
votes
1answer
2k views

PCB footprint of Xilinx Kintex 7 FPGA [closed]

I am laying out a board with a Xilinx Kintex 7 FPGA (serial number XC7K70TFBG676). The first step is to create a footprint of the FPGA for my layout tool, the Cadence Allegro PCB Editor. Does Xilinx ...