Questions tagged [latency]

The tag has no usage guidance.

Filter by
Sorted by
Tagged with
0
votes
1answer
41 views

Calculate throughput and latency

I have a project with a clock period of 5.9ns. During simulation, it takes 233 clock cycles to produce the output. Therefore, I calculated latency as 233*5.9 = 1347.7ns. Given the latency, how do I ...
0
votes
1answer
48 views

Loopback Latency of an Audio CODEC?

I'm thinking way ahead about a possible future project which will contain, among many other things, a "DIY hearing aid" of sorts. Microphones feeding earbuds with some DSP in between, all ...
0
votes
1answer
100 views

Sending an impulse to oscilloscope from software?

I am currently trying to measure the time it takes from [the moment a flag is set programmatically in software before rendering some graphics] to [[the moment the graphic is actually displayed on the ...
0
votes
0answers
37 views

Wireless CAN bus analysis latency

I'm developing a CAN bus to WiFi bridge for car diagnostics using some commercial interfaces but sometimes I see latency can get high and some ECU's does not work, but some others do work, for example,...
0
votes
3answers
80 views

Would this type of design be scale-able? [closed]

With current technologies within a modern system, we have pushed the limits of computations within the CPU portion of the system where it now exceeds that of the memory units. Moving memory is slow ...
0
votes
0answers
163 views

How to remove 1 Clock Cycle Read Latency in single port BRAM

M using single port BRAM in always enabled mode, when I want to read the data from BRAM and write into the 2D array , its shows 1 clock cycle read latency means the data is not exact, after adding ...
1
vote
1answer
57 views

Latency time for logic gates?

today I learn about latency especially Tpdhl (high to low) and Tpdlh (low to high). My question is, let's suppose a gate has Tpdhl=8 and Tpdlh=6 so how much time it will take to process the input if ...
2
votes
0answers
71 views

Synopsys Design Compiler: Setting a maximum critical path delay on sequential circuits

I have a couple of designs written in Verilog that I'm trying to synthesize with Synopsys DC Compiler. Specifically, I would like to maintain a 1ns upper bound on my critical path delay (CPD) on my ...
2
votes
0answers
58 views

Approaches to creating better mouse pointing hardware for absolute input?

I play the video game osu!. Osu! is a game that requires the player to quickly move the mouse pointer to different areas of the screen in a precise manner. A game such as osu! lays out unique ...
1
vote
3answers
237 views

How to make fast (low latency) capacitive touch buttons

I'm looking to create low latency capacitive touch buttons for a musical instrument. The response time (from physical touch to touch registered in microcontroller) needs to be around ~2ms or less. ...
0
votes
1answer
59 views

Does Bluetooth Latency come from the Transmitter or Reciever?

I'm going to buy a low-latency bluetooth module that functions both as a tramsmitter as both receiver. Should I get just one to connect to my audio interface or do I also need one for my headphones if ...
0
votes
2answers
57 views

Uninterruptible power supply - How it manages to provide electricity to electronic devices before it shutting down?

I believe there is a lag in time (I think the latency for the switch over can take some milliseconds) when a switch over to the battery backup happens. I understand the electric appliances like motor, ...
1
vote
1answer
139 views

Low Jitter and Latency on signal trigger using WFI / WFE on STM32F405

I have a hobby project using a STM32F405 MCU, which is intended to respond to a fast clock signal (~1Mhz) connected to Pin 1 of GPIOA. For every transition of the input (both rising and falling), I ...
0
votes
1answer
47 views

What are the factors that affect delay/latency between base stations?

I am modelling a 5G network, with the uplink and downlink being decoupled and treated as separate networks. I am exploring the integration of fog computing and how latency varies between different ...
23
votes
3answers
6k views

Why does RAM (any type) access time decrease so slowly?

This article shows that DDR4 SDRAM has approximately 8x more bandwidth DDR1 SDRAM. But the time from setting the column address to when the data is available has only decreased by 10% (13.5ns). A ...
2
votes
0answers
29 views

quick path interconnect vs AXI

I want to know the performance difference between AXI and Intel's quick path interconnect which has been replaced by Ultra path interconnect(interms of latency). This is for very low latency(25 ...
2
votes
3answers
1k views

FT232HL FTDI consecutive SPI bytes delay problem

I have a problem with the FT232HL FTDI ic. Windows application send data to the chip via USB and the chip send the data out with one SPI channel. I did check with a logic analyser, the bytes are ...
2
votes
4answers
526 views

Maximum Clock Frequency

As an assignment for the HDL course I'm taking, I've to design an FIR Filter. The module consists of two a small combinational circuit which can be used to reset the module, another combinational part ...
-1
votes
1answer
97 views

What single feature will enable ultra low latencies for 5G communications? [closed]

there has been a recent buzz around 5G and its ultra low latency use cases. Additionally, some people claim that data rates around 10 Gbps are a feasible scenario if mmWaves are to be used. I was ...
4
votes
2answers
2k views

How can I measure latency in a CAN bus?

Given a CAN bus with one master and 4 motor drivers, is there a way to measure the time between sending a command from the master (e.g. PC or PLC) and the execution of the said command (e.g. the motor ...
3
votes
2answers
668 views

How to know the latency of an oscilloscope?

How can I know the latency of a digital oscilloscope in roll mode? By this I mean the time it takes from the signal reaching a certain value to the moment this value is shown on the screen, i.e. the ...
6
votes
2answers
10k views

Why is the latency so high for Bluetooth audio?

Referring to this, the lowest latencies achieved in Bluetooth audio streaming are around 30-40ms. Given the fact that Bluetooth physical layer data rate is of around 2-3 Mbps and today's Bluetooth ...
1
vote
2answers
772 views

CAS Latency and static RAM (SRAM)

Every time I read something about RAS e CAS there are mentions to the "DRAM" word. The only difference that comes in mind is the presence of a latch/counter and registers in case of the DRAM. However ...
0
votes
0answers
186 views

Calculate DRAM latency

I am trying to make some performance on a memory centric network which has one cpu and multiple memory cubes.(HMC) I want to calculate the intra HMC latency which means the latency between sending a ...
0
votes
1answer
862 views

Understanding USB processing and polling delay in USB host controller

I am doing measurements related USB delay with USB-UART converter chip(CP2102 Silicon laboratories chip). I am sending array of data, when 0xee is received the ...
-3
votes
1answer
139 views

What limits the length of a cable? [closed]

As far as I can see this question has not been asked up to now but I'm not quite sure though I'm not an engineer.. But anyhow: Which parameters limit the length of a cable? On the one hand I know ...
0
votes
2answers
840 views

Communication between two STMs over 2 meter with small latency

I want to send messages back and forth between two STM32s. Probably STM32F407VET6, but it would be nice if I can try already something for a simple one (STM32F103C8T6). My requirements: round trip ...
2
votes
2answers
189 views

With IP-Cores without handshake protocol, how can I verify (VHDL assert?) their latency?

I'm using an IP-Core of Xilinx that was generated using the Vivado IDE's IP Catalog, specifically I'm using the Accumulator and the Multiplier IP Cores. These cores have a latency configuration of 6 ...
0
votes
2answers
370 views

Lowest possible latency, 1-way RF transmission

I am working on a wireless telemetry project with a bit of a twist. I have a CC3220 inside of a rotating shaft connected to an AMS board collecting pitch readings from a magnet mounted inside. The ...
8
votes
4answers
5k views

Interrupt latency on a STM32F303 MCU

I’m working on a project that involves a STM32 MCU (on the STM32303C-EVAL board to be exact) that has to respond to an external interrupt. I want the reaction to the external interrupt to be as fast ...
1
vote
1answer
449 views

Cas Latency vs Cpu to Memory Access Time

I'm so confused between cas latency and access time between cpu and memory. According to this wikipedia page, reading 8 word from ddr3-1600 sdram takes 15~ns,so between memory controller and sdram ...
0
votes
0answers
85 views

RF "Clock" - repeatable pulse for multiple receivers from master

I need to wirelessly (not optically, due to the distances and 3D volumes involved) transmit a "sync" pulse train from some master transmitter (the "time keeper") to be received by basically any number ...
3
votes
2answers
1k views

Latency of reading from a large array of i2c slaves?

What kind of latency is involved into the polling of a large number of i2c slaves? I have an array of 64 i2c sensors slaves which need to send 2 bytes each to the master as rapidly as possible. As ...
1
vote
1answer
134 views

Choosing Latency in an FPU

I wanted to use the Square-Root Operation of the FPU (6.1) in the Xilinx's Logic Core IP. I don't know what latency should I choose. Can someone help me with that? By default it chooses the maximum ...
1
vote
1answer
357 views

How many bits are addressed through one CAS command in DRAM?

From what I understand one column and row pairing corresponds to 64 bits from the DRAM chip, but this makes me think that one would then incur the CAS Latency (~18 clock cycles in DDR4) for EVERY ...
8
votes
1answer
2k views

Lowest latency out of the 802.11 Wi-Fi standards

I'm making a project using an Arduino and an ESP8266 module running the esp-link firmware - which gives me the ability to use MQTT for controlling the Arduino. I'd looked at something like an XBee ...
1
vote
1answer
2k views

Are AVR multi-cycle instructions pipelined?

Since AVR is a RISC architecture, most instructions only take a single cycle to execute. Still some need two or more cycles, e.g. adiw, which performs 16-bit ...
1
vote
2answers
109 views

How can light be timed?

There are measuring instruments that measure distance by measuring the time a lightbeam takes to come back. An example is a LICA scanner, that uses this tecnology to make 3D models of objects using ...
2
votes
1answer
155 views

Which RF comms solution allows unidirectional short distance low data rate, low latency communication to the largest amount of receivers?

I'm interested in delivering 3 bytes to a bunch of recipients roughly every 50ms with a single transmitter. The data sent is unique to each recipient. I am curious which existing wireless comms ...
1
vote
2answers
292 views

Question regarding 74HC574 (question very difficult to word)

Basically, I have a question regarding the timing of the 74HC574 octal latch. According to the timing diagram, the data pins must be set for so many nanoseconds before the latch pin (rising edge ...
2
votes
2answers
1k views

What is the precise use of a memory controller and RAM latency?

I'm learning about synchronous DRAM and it often mentioned a memory controller. What exactly is the point of this? Couldn't the cpu just take the job of requesting and receiving data with its own ...
1
vote
2answers
430 views

Low latency, high channel period wireless protocols

I was wondering if anyone can suggest any low latency high channel period wireless protocols or devices. I have been using the ANT and xbee chips to sample a digital signal however their channel ...
0
votes
1answer
252 views

Analog latency in an opamp circuit

Say we have 2 audio lines, one is driving an LED via an opamp circuit, and one is driving a speaker. Feeding the same pulse signal to both, are we able to detect latency between the time it takes for ...
4
votes
2answers
4k views

In an isolated SMPS feedback design, how could optocoupler latency be higher than the switching period?

I often see this in practical SMPS designs. An optocoupler & voltage reference pair is used for informing the controller section about the output voltage level. However, when I read the datasheet ...
1
vote
3answers
4k views

USB Device Latency

This is a theoretical question. I would like to know what the lowest latency is which can be achieved when interfacing a microcontroller with USB interface. Consider a USB host (computer) sending one ...
0
votes
1answer
356 views

Zedboard clock cycles analysis

Based on the example in here, I tried a very similar example (but instead of multiplying two matrices I just multiply all the elements in a matrix by 2.0). However, when comparing the results of ...
1
vote
3answers
2k views

What is the fastest and easiest way to transmit arduino's sensor data to a PC wirelessly

I have a specific problem : I'm working on a testing platform. It has to be absolutely isolated, so I cannot wire it back to my PC. I again reiterate it. There is no way to wire it to my PC. IT HAS ...
3
votes
1answer
941 views

Calculating latency for ADC chips

I am building a realtime based audio processing system that needs to sample 48KHz, 16bit audio, preferably with <0.5ms (the lower, the better) latency (Measured from analog signal -> data sampled ...
1
vote
1answer
765 views

Low latency rf link

I am working on making a low latency rf link that will be used as part of a feedback loop on a remote sensor. Because it is real-time the delay needs to be as small as possible (if sub milliseconds ...
4
votes
3answers
433 views

Can a barrel shifter be done combinatorially?

I was told that 66b/64b encoding in 10Gb Ethernet (10GBASE-R) requires a one-cycle barrel stage, which adds a necessary one cycle to the theoretical terminal latency. The Wikipedia page on barrel ...