Questions tagged [lattice]
Lattice Semiconductor is a company that produces analog and digital FPGAs, including the ORCA FPSC assets.
110
questions
1
vote
2
answers
132
views
Lattice Diamond timing errors in place and route with large registers
Is there a good way to generate a timer with at least 27bits of precision so the place and route doesn't fail? I've tried breaking up the timers into 4x8 bit timers, but it only makes the slack worse (...
- 41
1
vote
1
answer
39
views
How can you find the maximum aggregate I/O current supply for a Lattice FPGA?
I want to find the maximum aggregate I/O current supply for the MachXO3D (9400HC) breakout board to ensure that I do not damage it. All pins will be using the LVCMOS33 I/O standard. I have been up and ...
- 11
0
votes
1
answer
72
views
What do these symbols mean in Lattice Diamond software?
These two pin symbols are in the Lattice Diamond Device View, what is the difference between the two? They both say differential I/O pin when I hover over them.
- 41
1
vote
1
answer
63
views
Are iCE5LP1K, iCE5LP2K and iCE5LP4K FPGAs actually the same device?
In official datasheet, iCE5LP1K has less logic elements than the larger models:
However, the iCEcube2 tool shows them all to consist of 20x24 array of logic blocks, each having 8 logic elements. This ...
- 7,424
0
votes
2
answers
104
views
"Active Low" Button Circuit Never Records High
I have an FPGA Starter Kit (Lattice MachXO3) which I'm using 25 IOs for push buttons inputs. I'm driving the starter kit and button circuitry from the wall with a 12V AC/DC adapter (rated for up to 2A ...
- 27
2
votes
1
answer
135
views
Use cases for "low pin-count" FPGAs
I recently came across the ICE40UL1K-SWG16ITR1K (Please see DigiKey, DE) 16-Pin FPGA.
This Device "packs an amazing punch" for its size:
57kBits of RAM
1248 Logic-Cells
156 LABs/CLBs
and is ...
- 3,141
1
vote
1
answer
128
views
Tinyprog has issues programming the TinyFPGA-BX module on macOS M1
I have used TinyProg on Linux before to program the TinyFPGA-BX board just fine, but I am having issues with macOS on an M1 Powerbook. Apio finds the serial device just fine:
...
0
votes
2
answers
99
views
FPGA patching existing program
This may be a beginner's question as I'm not that well versed in FPGA design.
What I basically have is a preprogrammed Lattice LFE5U-25F with an external memory and I don't have the source code of ...
0
votes
2
answers
540
views
Is there a program to load a JED file and show as a schematic?
I have a JED file from a GAL 16V8 as an example.
Is there a tool to decode this into a schematic of gates and registers?
Coders: Is this a hard "interface" program to write to have ispLever ...
- 43
0
votes
1
answer
53
views
IspLever5_1, Can I specify the I/O pins for Gal22V10 to meet a specific design?
File was generated from schematic input ABEL isplever5.1:
This is a "nothing-special" Shift register (Din/CLK), and tri-state output: EN.
Output pins are Labeled (KP_0 to KP_9) should be ...
- 43
0
votes
1
answer
141
views
Is the place and route tool erroneously inferring a combinatorial loop from VHDL?
The problem is an inconsistency I observed when I compared the result of the synthesis step to the result of the P&R step. The P&R inserts a combinatorial loop which is not present in the ...
- 55
1
vote
2
answers
364
views
FPGA Bank Voltage
If an FPGA bank is physically connected to a regulator voltage of 2.5V and in the software the bank is defined as 1.8V and the I/O standard used for the buffers is also 1.8V, the code compiles without ...
- 349
0
votes
1
answer
136
views
Lattice MachXO3 - what's "HW Default Mode"?
What's the meaning of the "HW Default Mode" for a Lattice MachXO3 device? I've seen this term come up a few times in the configuration guide but there is no clear definition of it. Does this ...
- 433
0
votes
1
answer
110
views
Configuring ICE40LP FPGA with STM32F4
I am new to STM32 programming and design, and my first project is to get an STM32F413 to program a Lattice ICE40LP FPGA (also a new platform...) via its slave SPI configuration interface (page 17). ...
- 111
4
votes
1
answer
616
views
How to properly implement an n-FF synchronizer in Lattice FPGAs?
Unlike Xilinx which provides their users with a set of convenient xpm_cdc_* modules, Lattice does not seem to have “the standard” way for clock domain crossing. So ...
- 247
0
votes
0
answers
456
views
Error: timed out while waiting for target halted
trying to debugging project OpenOCD on Lattice Crosslink-NX device, but I'm catch an error:
...
- 31
1
vote
1
answer
401
views
How to change the pin type in Lattice Radiant
I'm using IP-core with slave-device clock in Lattice Radiant. On the Device Constraint Editor this pin determinated as clock-pin and I can't place it on correct pin on FMC.
This question is similar to ...
- 31
0
votes
1
answer
120
views
How to increase setup time of a reg wired to an EBR FIFO? (Lattice FPGA)
I'm using the built-in EBR FIFO of a Lattice FPGA:
...
- 661
0
votes
1
answer
400
views
Lattice ICE40-LP1K 84-QFN SPI Flash Programming
I'm using ICE40-16-WLCSP-Eval-Kit as a reference design for the Lattice ICE40-LP1K 84-QFN which I'm going to use in the motherboard I'm designing.
I did a little experiment with ICE40-16-WLCSP where I ...
- 1,031
0
votes
1
answer
270
views
Internal Pull-Up (PU) for LATTICE ICE40 LP1k
I'm using AD8541 Amplifier as a Power Good indicator for +VCCST_CPU that comes from Intel Tiger Lake UP3 on the motherboard I'm building.
The outputs V5S_OK and VCCST_CPU_OK go to an ICE40 LP1k FPGA.
...
- 1,031
0
votes
2
answers
182
views
Flash terminology and meaning
I am trying to choose an SPI flash device for my FPGA and I want to verify if I am understanding the terminology correctly.
Bitstream is the configuration data code used to implement the logic in the ...
- 349
0
votes
1
answer
241
views
FPGA pin numbers
I'm having trouble understanding the structure of FPGA datasheets.
From what I can tell, there is usually a table of "Signals Descriptions" with the pin names and their function, but I don't ...
- 3
2
votes
1
answer
420
views
FPGA pins driven high at power-up ‒ what can I do to get around this?
I have a board that uses a Lattice XP2-8 (BGA256, in case it makes any difference).
Some FPGA pins are connected directly to LEDs with positive logic. That is:
simulate this circuit – ...
- 2,049
4
votes
2
answers
4k
views
IO Type (LVCMOS25, LVCMOS18, etc.) in FPGA pins
In Lattice Diamond, spreadsheet view where I assign the signals to pins of the FPGA chip, there is IO type. Restricting the discussion to single-ended CMOS signals, then my choices are given by the ...
- 2,049
2
votes
2
answers
892
views
Why is this power-on reset generator Verilog module getting optimized out?
I am trying to write a Verilog module that generates a power-on reset signal for a few clock cycles. I am synthesizing using Lattice iCEcube2 + Synplify Pro targeting an iCE40 HX1K on the Nandland Go ...
- 227
1
vote
1
answer
133
views
ECP5 Versa Board Example
I'm struggling to get my design on the ECP5 Versa board running. Currently it's just for hardware verification so there's not much going on. So this is my top entity...
...
- 2,546
1
vote
0
answers
123
views
Lattice Diamond Clock Assignment issue with ECP5 Versa
I try to get a Lattice ECP5 Versa Board running but I struggle with the port assignment for my clock as I don't understand what exactly Lattice Diamond is doing. It's the first time I'm working with ...
- 2,546
1
vote
1
answer
280
views
Lattice Diamond — How to identify which parts of design take most of FPGA resources?
I have a Lattice FPGA-targeted design which already takes approximately 95% of the SLICEs available on the device; pretty close to the chip capacity. Unfortunately, I need to add some more logic to it,...
- 247
0
votes
0
answers
975
views
Lattice Diamond assign unconnected poin
I used to work with the Lattice IceCube IDE where I just constrained all pins to the corresponding signal not matter whether they were actually used in the design or not. No I have to create a new ...
- 2,546
1
vote
0
answers
211
views
Lattice iCECube2 cannot find clock in .sdc file
I've tried a zillion different ways to get the lattice iCECube2 tools to find a generated clock.
How do I specify the .sdc file to see the output of baudgeninst, ...
- 233
1
vote
1
answer
1k
views
Which software tools from LatticeSemiconductor do I need to develop design with iCE40 LP FPGA?
There are a lot of programs that can be found here:
https://www.latticesemi.com/en/Products/DesignSoftwareAndIP
Which of these do I need for creating a design with iCE40 LP FPGA?
The reason for my ...
- 11.6k
0
votes
2
answers
295
views
Troubleshooting tinyprog when programming TinyFPGA BX: [Errno 19] No such device
I am using the TinyFPGA BX for the first time, and tinyprog crashes when I try to program the board.
First, I run apio build, ...
- 853
0
votes
1
answer
403
views
No port matched and or doesnt connect to anything
Good evening,
I'm having some issues with some verilog code, or quiet a lot to be honest. Or with Lattice's software actually.. This was tried in Lattice Radiant.
First off, I'm getting these warnings(...
- 33
-2
votes
1
answer
105
views
Can propagation delays be simulated in Active-HDL?
I'm using the Lattice Diamond licensed version of Aldec Active-HDL. The logic circuits I'm working with are complex enough that I believe propagation delays could have an impact on the actual function ...
- 41
1
vote
0
answers
120
views
Lattice FPGA: Mach X02 7000 Can it be used for DSP?
I have a MachX02 7000 having 6800 LUT's.
I want to implement DSP algorithm involving floating-point DSP algorithm on 2 14 bit ADC input data.
Is it possible to perform on this FPGA with low LUT's, No ...
- 11
0
votes
1
answer
208
views
Xilinx equivalent for Lattice's Input DDR generic mode in X2 gearing primitive
I used to work with Lattice FPGA (Lattice ECP3) and I used to have this primitive: IDDRX2D1
the block internal circuit:
I can't find an equivalent for this kind of input DDR in Xilinx Series 7 ...
- 505
1
vote
1
answer
272
views
JK flip flop using gate level description in Verilog gives me a timing error
I'm still playing in the lowest Verilog level (gate level).
I found this post:
Is it possible to create a working JK-flip flop using gate level description in Verilog
In that, I could understand that ...
- 81
0
votes
0
answers
144
views
Lattice ispLSI CLPD dump/transfer hex file
I have two boards that contain Lattice ISPLSI1016-60LT44, one is dead in short circuit (is is very hot when powered also), one is on working condition. Even though this part is discontinued by the ...
- 317
0
votes
1
answer
134
views
Lattice XP2 -- Different voltages for different IO banks?
As the subject indicates: can I use different voltages for the different IO banks? (1.8V for some, 3.3V for some others)
Neither the datasheet nor the hardware checklist technical note explicitly ...
- 2,049
0
votes
1
answer
113
views
Meaning of numbers inside parentheses in Lattice Synthesis Engine Utilization Report?
I'm using Lattice Radiant 2.0 to synthesize a design. In the "Synthesis Utilization Report file", I see the following line:
...
- 1,358
2
votes
0
answers
742
views
Lattice Diamond/Reveal throws error with Bitstream File programming
I recently started using Lattice MachX03L device for a project. I have a design and with Reveal I wanted to look at the signals. When I program a JEDEC file into the FPGA I can observe the signals in ...
- 21
1
vote
0
answers
180
views
Lattice FPGAs -- How to control skew on signals routed to IO pins?
Working with:
Lattice XP2-30 or XP2-40
Tentatively a BGA484; almost certainly some BGA 1mm-pitch package
Synplify PRO, with SystemVerilog
Skill level: Beginner / early-intermediate.
If I have a ...
- 2,049
2
votes
1
answer
544
views
Why can't I assign pin 18 on Lattice MachXO2-256-HC FPGA in my design?
I'm using a Lattice spreadsheet view inside of Diamond with a MachXO2-256-HC-4TG100C. When I assign pin 18 to a port on my design, I get an error:
...
0
votes
1
answer
53
views
Powering Evaluation Board, Voltage Regulator Fizzles Out
I'm trying to power a FPGA evaluation board using a 5V linear voltage regulator. I supply the 5V through the USB connector as shown: (this goes to the microUSB on the board)
For a basic test, I power ...
- 27
1
vote
1
answer
408
views
There is a way to write into FIFO on both clock edges?
Im using Lattice ECP3 FPGA, didnt found any information about it on the internet.
I have ADC which providing me 12bits data on both clock edges, so I used Lattice High Speed I/O Interface:
This ...
- 505
1
vote
2
answers
321
views
ice40-hx8k: Weird input pin behaviour regarding digital HI voltage level
I am playing around with a FPGA dev board featuring the Lattice ICE40-HX8K using the yosys/icestorm OpenSource toolchain, and I have noticed very odd behaviour my input pins are showing:
When I use a ...
- 125
1
vote
1
answer
206
views
Bad results from using Lattice FPGA Interface to capture ADC data
Im trying to capture DDR data from ADS5463 (TI ADC).
As the datasheet suggested I need to delay the clock and sample the data with DRY clock. Im using Lattice FPGA LFE3-35EA.. and using Lattice High ...
- 505
0
votes
1
answer
854
views
Lattice FPGA problems with built-in DELAY module
I'm trying to delay an input data coming from ADC component in DDR to my FPGA, afterwards output it in the clock rising edge.
The ADC Im using: ADS5463:
Im using Lattice ECP3 FPGA, based on the fpga ...
- 505
0
votes
2
answers
476
views
How to Output DDR data to 1 register
I have an Input which provides DDR data, I need to capture it and output it from the FPGA in one register (12bit).
How can I do it?
What I did for now is to capture the input data with always block ...
- 505
0
votes
1
answer
135
views
Questions about Interfacing ADC: ADS5463 with FPGA
Im beginner FPGA Designer.
I need to interface the ADC component: ADS5463.
datasheet: http://www.ti.com/lit/ds/symlink/ads5463.pdf
with a FPGA (lattice ecp3).
I need suggestions how to start ...
- 505