Stack Exchange Network

Stack Exchange network consists of 174 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.

Visit Stack Exchange

Questions tagged [layout]

Layout is the process of designing a PCB including placement of parts and routing of traces.

1
vote
0answers
27 views

Creating a balanced dipole from two monopole chip antennas for use on small PCBs

I'm trying to use a monopole chip antenna on a PCB much smaller than the one recommended in the datasheet. I am wondering if I can get away with a much smaller board by using two monopole antennas ...
1
vote
1answer
55 views

Bypass caps under BGA: Should I isolate vias from planes?

I'm placing bypass capacitors underneath a BGA package. In some cases the caps cannot land directly on the vias-in-pad ("VIP"), so I'll need short traces from the VIPs to the caps: In this example ...
3
votes
3answers
285 views

Cost optimization - PCB Area vs. Double-sided load

If one has an opportunity to choose between laying out a PCB as either a single-side load (components all on one side, so it goes through reflow only once and requires only one stencil) or a double-...
0
votes
3answers
110 views

PCB trace width can't meet the rated current

The rated current for VCC5_AC from AC adaptor is 2A. According to the calculation on http://circuitcalculator.com, the trace width for 2A should be 30.3mil. However, as indicated above, the width of ...
0
votes
0answers
49 views

Switching regulator layout advice - MAX15062A

I am about to place an order for my PCB to be fabricated. The switching regulator is the thing that is making me most nervous about not working correctly. It is only a low power regulator with 3.3V, ...
2
votes
1answer
68 views

Shunt resistors and PCB layout

I have several questions about the current sensing through a resistance. The resistances are 2-SMD package and I will use the 4-wire kelvin method for the layout.(see image) Specifically, there are ...
0
votes
0answers
39 views

Altium 18 - Show route tool path in 3d layout mode

I want a 3d view of the route tool path in Altium designer. I created a rout tool path using: Design » Board Shape » Create Primitives From Board Shape But when i define my route tool path layer, ...
0
votes
0answers
34 views

Split Ground plane with motor drivers

This is a PCB with few stepper drivers. I have a question about the ground plane. I have this idea to split the ground plane for each driver, so, I force the return path to pass through the capacitor....
0
votes
1answer
52 views

Machine learning for floorplanning

I have an educational assignment to make an floor-planning tool. Can I use machine learning in some part of the algorithm? For example, I was reading the book Algorithms for VLSI Physical Design ...
2
votes
1answer
124 views

Grounding and Signal Integrity of my PCB Layout (ADC, SMPS, SD card, USB)

I am currently designing a battery monitoring system for an 8 cell lithium battery pack. I originally made the device using a STM32 dev board and breadboard, with an SD card to log data. The system ...
1
vote
2answers
39 views

Do cascoded MOSFETs need to be in their own wells in order to properly connect bulk to source?

I am learning to design CMOS layouts. When creating the layout for something like a cascoded current mirror, are individual wells needed to properly connect the bulk to source? For example, for the ...
0
votes
1answer
53 views

Is it acceptable to split one wide wire into two narrower wires in PCB layout?

I have an issue about connecting power wire to the IC. The power wire (50mil) is wide than the pin width of destination IC, so I want to split the wide wire into two narrower ones(20mil) which match ...
1
vote
1answer
61 views

Connection of ESD return path the System GND

In my current design I have one RJ45, one RS232 and two RS485 ports. I have TVS diodes CDSOT23-SM712 for serial channels and ESD7104MUTAG for Ethernet port. Now I have connected the ESD GND of the TVS ...
4
votes
1answer
86 views

Full bridge driver capacitor ringing problem

This is my first time designing a full bridge driver. I am experiencing problems with ringing on the output. I have made a pcb for it. This is a picture of the top side of the board. Backside Input ...
3
votes
1answer
62 views

RF layout bend over Component

We lay out the RF trace for below model. GSM 900MHz RF trace maintain at 50Ω impedance. As I know, the RF trace needs to be as short as possible for better signal. Do we need to bend RF trace ...
0
votes
1answer
22 views

Cadence Virtuoso - Cell Parameterized [closed]

Please see attached. I am unable to view the Poly, Metal, Cont layers for the PMOS & NMOS instances. Need a bit of assitance on how to fix this issue
0
votes
1answer
64 views

USB 3.0 Length matching in PCB Layout

I'm doing PCB layout for a USB 3.0 connection and I'm curious about if there's a length match requirement between the unidirectional super speed pairs and the bidirectional high speed pair. This isn'...
4
votes
1answer
109 views

PCB layout rules

What are the design rules that should be applied when designing a PCB layout ? I am currently using Kicad, because it is free and it is simple to use. I made a layout for a L200 power supply. I wand ...
7
votes
1answer
1k views

What breadboard simulation software is this?

I'm not familiar with what software is available and cannot recognize the origin of this diagram. Does anyone know what software this is? I'm only guessing that it can perform simulation; it may just ...
0
votes
0answers
102 views

First 4-Layer Board + Layout advice please ( possible gnd loop solution ?)

This is my first 4 Layer layout. I've done many 2 layer boards in the past, but to be honest, I've been doing boards without taking special care when working with mixed signals ( Analog, digital and ...
1
vote
0answers
34 views

GDS, OASIS, etc. vs LEF/DEF: which is better?

I have two questions here. By the way, I have searched about the differences but I wanna know more. So, Can LEF/DEF format describe everything that GDS, OASIS, etc. formats, can? What can I do with ...
6
votes
3answers
2k views

Is it ever bad to run an IC VCC trace next to a ground plane with 1mm clearance?

Since my last board flopped, I looked at it again and noticed a ground loop (because the DB9 casing completed the loop). Now I adjusted my board so that there is no loop of any kind. Instead, I'm ...
1
vote
2answers
49 views

How can I attach the same footprint to subparts of the same IC in Altium?

I have two sub parts of the same IC (STM32L476RG). I have added these sub parts as two components in the same schematic library and have attached the same footprints for both of them. But when I ...
0
votes
1answer
32 views

How to get isolated area using Eagle CAD?

I've created an area using ratsnest and a simple route as you can see in the first example layout. Both belongs to the VIN net. Then I added a GND polygone. Using the ratsnet function I'm expecting ...
1
vote
2answers
42 views

How to generate board plot/image in Eagle

I designed my own PCB in Eagle so I have both the schematics and the board files. I would like to generate a figure like this one made for Arduino board in order to include it in the user manual that ...
0
votes
0answers
48 views

What is the cause of Capacitor short & Soldering pad short & Current unstable on PCB as powering up over time

For the first time, I made a 4 layer PCB and used a lot of 0402 cap / res on my board. But after I soldered the board, the circuit can only work for several mins. The four layers include 3 signal ...
2
votes
2answers
91 views

Putting GND on POWER layer

I have a four layer PCB, with a traditional: signal layer, power layer, ground layer and final signal layer. Due to the set up with the power rails, there are some large spaces on the power plane ...
0
votes
0answers
78 views

Creepage Distance in Altium Designer

I have a design with a high voltage and a low voltage part. Between the two I need to have a creepage distance of 8mm. Some optoisolators I use in my design are not wide enough on the PCB footprint, ...
0
votes
1answer
142 views

Defining a circular cutout in a pad in Altium

I'm creating the footprint for a Wurth inductor, 744043100. The recommended land pattern is below. They use a radius 1.8 mm circle in the middle of the component to define a void in the pad. I'm ...
0
votes
0answers
31 views

Maximum metal length and single connection routing in Virtuoso Layout XL

In our process technology we have only 2 metal layers. The first metal layer can be used for routing but the second metal layer is used to make a jumper over metal layer 1 (in case of crossover) by ...
0
votes
0answers
22 views

CADSTAR PCB layout pad name

I am new to CADSTAR. But I have learned a lot in 2 months. I have the Schematic as shown. But when I generate the PCB file , I don't see the IC pad name/ number.(Marked in the following picture with ...
-1
votes
1answer
78 views

Routing of PCB layout/layout review after the schematics [closed]

How do I learn PCB layout review by myself?
1
vote
2answers
101 views

Non-isolated DC-DC buck converter layout - which one is better

I'm doing a DC-DC buck converter routing, using TPS62130. As known, the key point to route a DC-DC converter is to reduce the current loop area. In my design, I have a dedicated ground plane, so I ...
7
votes
2answers
593 views

Single ground plane vs split planes?

I have seen conflicting sources about ground plane design. I have been told at my work many times, just slap a single massive ground plane in and that works well enough, we don't deal with anything ...
3
votes
2answers
218 views

Ethernet ground multilayer pcb

I'm currently re-designing a 12-layer pcb. The only thing I am still struggling with is the routing of the ethernet. The layer stackup is as follows: Top Layer GND_1 MidLayer_1 PWR_1 MidLayer_2 ...
1
vote
2answers
81 views

Thermal stabilization of TH LED (layout recommendations)

I have to develop a circuit for LED-based optical reference. Due to specific requirements, only available LEDs are in TO-18 packages with metal cans. The problem is that LEDs experience spectral ...
5
votes
2answers
376 views

STM32 MCU PCB layout review (crystal & decoupling & ADC)

Introduction: I am designing a hobby electronic for first time, using STM32 to control a soldering tip. I read many documents of PCB layout, and also many information from this forum. And this is my ...
-10
votes
3answers
151 views

Is it possible to request a mapped diagram of electricity usage from your provider? [closed]

Whenever I see our electric bill, it just shows the amount owed, and the amount used (in kWh). However, it would be really nice if we could request or pay a premium per month, for a service that ...
0
votes
0answers
330 views

RN2483 PCB Layout

I am designing a board based on RN2483. As i have none experience on RF design i am following the guidelines from microchip's datasheet as the pictures bellow. So my question is about the many vias....
0
votes
1answer
57 views

Do I have to route VCC and GND signals on PCB if planes are used

I am designi a board where I have a VCC plane and a GND plane.I have decoupling capcitors and was wondering if I should manually connect these decoupling capacitors with a trace since I plan to have a ...
5
votes
2answers
549 views

Unused area on layout

I have prepared the following PCB layout I am a hobbyist and when I look at other - professional - boards, mine looks a little strange when considering the empty spaces to the right, and to a lesser ...
2
votes
1answer
117 views

Mark decoupling capacitor

I'm working on a PCB. As ECAD software I am using KiCAD. All ICs will get two decoupling capacitor. One 100n ceramic and a 10uF electrolytic. For now I place them like shown in the picture at each ...
0
votes
0answers
157 views

6 layer PCB layout with RF antenna track

I am doing my first 6-Layer PCB with RF antenna connection tracks. I am using this stack-up: L1 Signal Layer L2 Ground Plane L3 Power Plane L4 Signal Layer L5 Ground Plane L6 Signal Layer I ...
0
votes
3answers
88 views

Plated PCB Hole Shorting Power to GND?

I’ve been soldering components to my PCB; all has been good, but recently, after soldering a big electrolytic through hole cap, the power and gnd plane were shorted. This persisted even after removing ...
0
votes
0answers
146 views

W5500 Ethernet Chip Layout Advice/Help

I am working on a project that includes the W5500 circuit, this is the first time i had the opportunity to layout Ethernet Interface circuits. Schematic: Whole board and W5500 Module Layout ...
0
votes
3answers
76 views

Current Sensor Layout

I'm trying to improve my circuit layout skills. I'm currently working on a board that needs some current sensors. I've included a screenshot of the layout. I'm hoping some gurus out there can point ...
0
votes
3answers
90 views

Should a trace be connected through multiple pins on a pin header?

I'm designing a modular board, where the two modules are connected through pin headers. For mechanical stability I have more pins than traces and my question is that which is the better: route each ...
1
vote
1answer
61 views

MCU ADC and signal conditioning circuit layout

What are the rules of thumb for physical spacing of signal conditioning circuitry (say - some sort of high-speed sensor followed by a voltage follower opamp followed by a RC anti-aliasing filter)? ...
0
votes
1answer
105 views

Routing Ethernet Connections

I am routing Ethernet traces from a Colibri iMX6ULL computer-on-module to RJ45 Ethernet connector (In-build Transformer). The layout design guide says that Ethernet ...
-4
votes
2answers
88 views

PCB Layout designing [closed]

Propagation delay is more in which topology (stripline or microstrip)??? I am having mutiple signals in a high speed board and some signal are routed too long than how can i say that board trace is ...